

Détecteurs CMOS

Magnus Mager (CERN)



LPNHE, 17/06/2015

Journée Thématique – Electronique Front-End associée aux détecteurs
semi-conducteurs

- 1 Overview of silicon pixel detector technologies
- 2 Recent advancements in CMOS sensors
- 3 Physics motivations to use CMOS sensors
- 4 ALPIDE, the CMOS sensor for the ALICE ITS upgrade
- 5 Outlook




- 1 Overview of silicon pixel detector technologies
- 2 Recent advancements in CMOS sensors
- 3 Physics motivations to use CMOS sensors
- 4 ALPIDE, the CMOS sensor for the ALICE ITS upgrade
- 5 Outlook



Silicon pixel detector technologies


Hybrid



[current ALICE Silicon Pixel Detector]

- ▶ Two layers/chips assembly:
 - ▶ sensor chip
 - ▶ read-out chip
- ▶ They are interconnected using solder balls

CMOS (or MAPS)



[Technology for ALICE upgrade]

- ▶ Single chip
- ▶ Read-out circuitry shares space with collection electrode




► Pro's

- Sensor and read-out may use technologies optimised for each purpose
 - Higher radiation hardness
 - Faster read-out
 - Very high signal/noise

► Con's

- Larger material budget
- Larger pitch ($\in \mathcal{O}(100\ \mu\text{m})$)
- ⇒ Worse performance at low momenta
- More processing steps
- ⇒ Higher cost




► Pro's

- Minimal material
- Small pitch ($\in \mathcal{O}(20\text{ }\mu\text{m})$)
- ~> Better performance at low momenta
- Single chip, no extra processing steps
- ~> Lowest cost

► Con's


- Lower signal/noise
- Lower radiation tolerance
- Lower read-out speed
- ~> Not suitable for
“ATLAS/CMS/ILC”
(*at least as of today and for the inner layers*)



- 1 Overview of silicon pixel detector technologies
- 2 Recent advancements in CMOS sensors
- 3 Physics motivations to use CMOS sensors
- 4 ALPIDE, the CMOS sensor for the ALICE ITS upgrade
- 5 Outlook



STAR's Heavy Flavor Tracker (HFT)



- ▶ STAR is the first large scale HEP application of CMOS sensors, using the ULTIMATE (IPHC Strasbourg) chip:
 - ▶ AMS 0.35 μm imaging process
 - ▶ tailored to STAR



STAR → ALICE

Increasing requirements on the sensor (selection):

STAR

- ▶ **radiation hardness:**
>150 krad (TID),
> $3 \times 10^{12} n_{\text{eq}}/\text{cm}^2$ (NIEL)
- ▶ **integration time:**
<200 μs
- ▶ **power consumption:**
<160 mW cm⁻²

ALICE


- ▶ **radiation hardness:**
>2.7 Mrad (TID),
> $1.7 \times 10^{13} n_{\text{eq}}/\text{cm}^2$ (NIEL)
- ▶ **integration time:**
<30 μs
- ▶ **power consumption:**
<100 mW cm⁻²

With respect to STAR, three technology features allowed to meet the tighter requirements of ALICE:

- ▶ Inclusion of a deep p-well
- ▶ Smaller structure sizes
- ▶ Availability of high-resistivity epitaxial layers



Deep p-well




- ▶ Traditionally, only one kind of transistor (PMOS or NMOS) was possible inside the active area
- ▶ In a p-type epitaxial layer, all n-wells (i. e. also those of PMOS transistors) compete for ionisation electrons
- ▶ By introducing a protective layer, the deep p-well, underneath, these can be shielded
- ▶ This allows the usage of NMOS and PMOS simultaneously, i. e. CMOS *inside the pixel matrix*





Smaller structure size

- ▶ Originally CMOS sensors were read out by 3T or 4T in-pixel circuits
- ▶ Nowadays, CMOS imaging processes allow much more, e. g. for ALPIDE:
 - ▶ 0.18 μm structure size
 - ▶ 6 metal layers
 - around **150** transistors in a $28\text{ }\mu\text{m} \times 28\text{ }\mu\text{m}$ pixel



New read-out concepts




- ▶ New read-out concepts become possible due to high integration
- ▶ Power consumption can be reduced by:
 - ▶ not distributing a clock over the matrix
 - ▶ transferring only digital information
 - ▶ not transferring any information of not-hit pixels



- 1 Overview of silicon pixel detector technologies
- 2 Recent advancements in CMOS sensors
- 3 Physics motivations to use CMOS sensors**
- 4 ALPIDE, the CMOS sensor for the ALICE ITS upgrade
- 5 Outlook




Measurements of open charm



- ▶ Decay lengths of charm particles are very short: $c\tau \in \mathcal{O}(100\,\mu\text{m})$
- ▶ Heavy-ion collisions have a huge combinatorial background: $\mathcal{O}(10\,000)$ tracks in central collisions at LHC
- ▶ Topological identification, i. e. separation of primary and secondary vertices, is key for these analyses



Measurements of open charm – D^0 at STAR



- ▶ STAR's HFT reduces background by several orders of magnitude
- ▶ 10 % of data, first physics expected for Quark Matter 2015



Simplified model with only two tracking planes

$$\sigma_{d_0} \approx \sigma \sqrt{\frac{r_2^2 + r_1^2}{(r_2 - r_1)^2}} \oplus \frac{r_1}{p \sin^{3/2} \theta} 13.6 \text{ MeV} \sqrt{X/X_0} \quad (1)$$

with:

r_i : radii of tracking planes

σ : detector plane resolution

X/X_0 : material budget

[see P. Welles, EDIT 2011 for details]

- Especially at low momenta, second term dominates
- Go close, be light, have good intrinsic resolution!



Limiting factors

$$\frac{\sigma_p}{p^2} \sim \frac{\sigma}{BL^2} \quad (2)$$

with:

L : lever arm

B : magnetic field

σ : spatial resolution

[see F. Ragusa, Italo-Hellenic School of Physics 2006, for details]


- ▶ Free parameter: spatial resolution
- ↪ same considerations as before apply
- ▶ NB: high momentum tracks will typically be precisely tracked by outer detectors
- ▶ Key for low momentum measurements: low material



Material budget

- ▶ Reduction of material budget is key for low momentum particle measurements
- ▶ Material is composed of:
 - ▶ sensor
 - ▶ power distribution
 - ▶ cooling
 - ▶ mechanical support

~> Lower power consumption can reduce this significantly




[ALICE ITS upgrade Inner Barrel]



- 1 Overview of silicon pixel detector technologies
- 2 Recent advancements in CMOS sensors
- 3 Physics motivations to use CMOS sensors
- 4 ALPIDE, the CMOS sensor for the ALICE ITS upgrade**
- 5 Outlook




- ▶ Main goal: replacement of ALICE Inner Tracking System (ITS) during LHC long shutdown II in 2018–2019
- ▶ Design objectives:
 - ▶ **Increased spatial resolution:**
 - ▶ $\lesssim 5 \mu\text{m}$ in longitudinal and transverse directions
 - ▶ **Closer to interaction point:**
 - ▶ move to $r = 23 \text{ mm}$
 - ▶ **Reduced material:**
 - ▶ aiming at $\lesssim 0.3\% X_0$ for innermost layers
 - ▶ additional benefit from thinner beam pipe
 - ▶ **Increased read-out speed:**
 - ▶ Record 50 kHz Pb–Pb collisions (minimum bias)



J. Phys. G **41** 087002



Detector design



- ▶ 7 layers of monolithic active pixel sensors (MAPS)
 - ▶ 3 layers in inner barrel with $X/X_0 \approx 0.3\%$ from $r = 23$ mm
 - ▶ 2+2 layers in outer barrel with $X/X_0 \approx 1\%$ to $R = 400$ mm
 - ▶ Total area of about 10 m^2
- ▶ Coverage: $2\pi \times (|\eta| \leq 1.22)$ for 90 % most luminous region



Sensor requirements

Parameter	Inner Barrel	Outer Barrel
Sensor thickness	50 μm	50 μm
Spatial resolution	5 μm	10 μm
Dimensions	15 mm \times 30 mm	15 mm \times 30 mm
Power density	300 mW cm ⁻²	100 mW cm ⁻²
Time resolution	30 μs	30 μs
Detection efficiency	99 %	99 %
Fake hit rate*	10 ⁻⁵	10 ⁻⁵
TID radiation hardness**	2700 krad	100 krad
NIEL radiation hardness**	1.7×10^{13} 1 MeV n_{eq} /cm ²	10^{12} 1 MeV n_{eq} /cm ²

* per pixel and read-out

** including a safety factor of 10, revised numbers wrt. TDR


→ Perfect match for CMOS pixel sensors

- ▶ Two (pin-)compatible sensors are being developed:
 - ▶ ALPIDE (project baseline; more details here)
 - ▶ MISTRAL-O (more classical approach, optimised for outer barrel)



ALPIDE's principle of operation


Charge creation & collection



- Charge is created in the epitaxial layer




ALPIDE's principle of operation



- ▶ Charge is created in the epitaxial layer
- ▶ Signal is shaped:
 - ▶ rise-time: $< 2 \mu\text{s}$ (defines timing resolution)
 - ▶ total pulse length: $10 \mu\text{s}$ to $20 \mu\text{s}$


ALPIDE's principle of operation



- ▶ Charge is created in the epitaxial layer
- ▶ Signal is shaped:
 - ▶ rise-time: $< 2 \mu\text{s}$ (defines timing resolution)
 - ▶ total pulse length: $10 \mu\text{s}$ to $20 \mu\text{s}$
- ▶ Front-end acts as delay line




ALPIDE's principle of operation



- ▶ Charge is created in the epitaxial layer
- ▶ Signal is shaped:
 - ▶ rise-time: $< 2 \mu\text{s}$ (defines timing resolution)
 - ▶ total pulse length: $10 \mu\text{s}$ to $20 \mu\text{s}$
- ▶ Front-end acts as delay line
- ▶ Signal is strobed into memory
 - ▶ either upon trigger
 - ▶ or with constant frequency (continuous/"trigger-less" operation)




ALPIDE's principle of operation



- ▶ Charge is created in the epitaxial layer
- ▶ Signal is shaped:
 - ▶ rise-time: $< 2 \mu\text{s}$ (defines timing resolution)
 - ▶ total pulse length: $10 \mu\text{s}$ to $20 \mu\text{s}$
- ▶ Front-end acts as delay line
- ▶ Signal is strobed into memory
 - ▶ either upon trigger
 - ▶ or with constant frequency (continuous/"trigger-less" operation)
- ▶ Hit pixels are read out asynchronously




In-pixel front-end circuit




- ▶ One main current branch
- ▶ AC sensitive to negative charge input
- ▶ Non-linear dependence on input charge

→ Very low power consumption:
 $I_{bias} = 20 \text{ nA}$, $I_{thr} = 500 \text{ pA}$
 (or: $\approx 40 \text{ nW}$ per pixel)



Read-out

- ▶ The matrix is read out asynchronously and sparsely by use of 512 priority encoders
- ▶ High speed serial point-to-point link with up to 1.2 Gb/s (8b/10b) for data read-out
- ▶ Serial bus for configuration and triggering (≈ 40 MHz)





[P. Yang et. al., NIM **A785** 61–85]



Full-scale prototype: pALPIDE-1


ALPIDE

- ▶ Pixel pitch: $28\ \mu\text{m} \times 28\ \mu\text{m}$
- ▶ Power consumption: $<40\ \text{mW cm}^{-2}$
- ▶ Diode: 4 different flavours
- ▶ Multiple-event memory: 1 register (ALPIDE: 3)
- ▶ Read-out: 8-bit 40 MHz parallel interface (ALPIDE: high-speed serial link)
- ▶ Peaking time: $2\ \mu\text{s}$
- ▶ Pulse length: $10\ \mu\text{s}$ to $20\ \mu\text{s}$
- ▶ Fake-hit rate: $\ll 10^{-5}$ per pixel and event
- ▶ Detection efficiency: $\gg 99\%$




pALPIDE-1: test beams

- ▶ Test beams are carried out using a telescope made entirely of pALPIDE-1
- ▶ Extensive campaign with beams at PS, SPS, PAL (Korea), BTF (Italy), DESY (Germany)
- ▶ In the following: results with 6 GeV/c π^- from CERN PS
- ▶ Tests before and after neutron irradiation




pALPIDE-1: test beams


- ▶ Test beams are carried out using a telescope made entirely of pALPIDE-1
- ▶ Extensive campaign with beams at PS, SPS, PAL (Korea), BTF (Italy), DESY (Germany)
- ▶ In the following: results with 6 GeV/c π^- from CERN PS
- ▶ Tests before and after neutron irradiation
- ▶ **Many thanks to our colleagues from the host institutes for their excellent support!**




pALPIDE-1: detection efficiency




pALPIDE-1: detection efficiency




pALPIDE-1: detection efficiency



pALPIDE-1: detection efficiency




Spatial resolution




- ▶ Average cluster sizes of 1.5–3 pixels
- ▶ Spatial resolution of around 4.5 μm to 5.5 μm

pALPIDE-1: spatial resolution

Spatial resolution



Cluster size



- ▶ Average cluster sizes of 1.5–3 pixels
- ▶ Spatial resolution of around 4.5 μm to 5.5 μm
- Can use telescope tracking to study properties differential in track impinging point
- ▶ Cluster size varies nicely leading to good intrinsic resolution



- 1 Overview of silicon pixel detector technologies
- 2 Recent advancements in CMOS sensors
- 3 Physics motivations to use CMOS sensors
- 4 ALPIDE, the CMOS sensor for the ALICE ITS upgrade
- 5 Outlook**




- ▶ Future HEP collider experiments are more demanding, especially in terms of
 - ▶ radiation hardness ($\approx 10^{15} \text{ 1 MeV} n_{\text{eq}}/\text{cm}^2$)
 - ▶ speed (LHC: 25 ns bunch crossing)
- ▶ Several techniques are investigated to harden the detector against radiation
 - ▶ common goal: application of electric field to reach full depletion
- ▶ Besides the inner-most detection layers, there are other fields of applications:
 - ▶ Particle densities (and radiation levels) at layers further out is lower
 - ▶ Currently these areas are equipped with strip detectors
 - ▶ CMOS becomes an attractive alternative



Ways to increase radiation tolerance

- ▶ Essentially boils down to apply high electrical fields


High Voltage CMOS



[I. Perić et. al., NIM A765 172–176]

- ▶ Deep n-well shields electronics
- ▶ This well also collects the charge
- ▶ Apply high voltage

Silicon on Isolator



[<http://rd.kek.jp/project/soi/research.html>]

- ▶ Oxide layer isolates electronics
- ▶ Apply high voltage

➤ R&D also in the field of high-resistivity MAPS (like ALPIDE) to reach full depletion ongoing. . .



Summary and Outlook

Summary

- ▶ CMOS sensors are becoming attractive for certain HEP applications, due to their
 - ▶ minimal material budget
 - ▶ high granularity
 - ▶ moderate radiation tolerance
 - ▶ moderate speed
 - ▶ very low power consumption
 - ▶ low cost
- ▶ With STAR's HFT, CMOS sensors enter large scale HEP experiments

Outlook

- ▶ ALICE will replace its complete inner tracker with some 10 m² CMOS in 2018–2019
- ▶ Many R&D projects are on their way to make CMOS radiation hard enough for “ALTAS/CMS/ILC-type” applications