



FAZIA

FRONT-END ELECTRONICS, TRIGGER AND ACQUISITION



Journées VLSI 2014 - Pierre Edelbruck, Franck Salomon, Gwenaël Brulin

The FAZIA experiment



Journées VLSI 2014 - Pierre Edelbruck, Franck Salomon, Gwenaël Brulin

ORSAY

FPGA side



Journées VLSI 2014 - Pierre Edelbruck, Franck Salomon, Gwenaël Brulin

Current, Charge and Energy Signals





Journées VLSI 2014 - Pierre Edelbruck, Franck Salomon, Gwenaël Brulin



Journées VLSI 2014 - Pierre Edelbruck, Franck Salomon, Gwenaël Brulin

INSTITUT DE PHYSIQUE NUCLÉAIR ORSAY

FEE card overview



Dimensions : 300 mm x 88 mm

Heat dissipation in a vacuum chamber





Ph. Rosier & C. Legalliard- R&D Détecteurs





Routing design of the preamplifier



•The amplification part coloured in red and the feedback part coloured in purple are routed on the surface

•These two parts are located near the 3-pin connector

•The source of the JFET transistor is directly connected to the ground of the connector





Rooting design of a SW regulator







Journées VLSI 2014 - Pierre Edelbruck, Franck Salomon, Gwenaël Brulin

Stackup

					Soldermask		0.020	4.100		SolderMask	0	
	8				Foil	0.035				Foil	0	
	1 F				VT47-106	0.048		4.000		PREPREG		
	78F				VT47-106	0.048		4.000		PREPREG		
	78F				Foil	0.035				Foil	0	
	78F				VT47-106	0.053		4.000		PREPREG	-	
	HØF				VT47-106	0.053		4.000		PREPREG		
						0.018			1.2			
					VT-47	0.102		4.120		Core		
	- 8-					0.018						
	<u> </u>				VT47-1080	0.075		4.000		PREPREG		
	40-	_			VT47-106	0.053		4.100		PREPREG		
	A	4			VT-47	0.018		4 120	3, 4	Core		
	17				¥ 1-47	0.018		4.120	5, 6	0010		
	dØ				VT47-106	0.053		4.100		PREPREG		
	dØb				VT47-1080	0.075		4.000		PREPREG		
						0.018						
~	-8-				VT-47	0.102		4.120		Core		
9	H E				VT47-106	0.013		4.000		PREPREG		
0.2	HØF				VT47-106	0.053		4.000		PREPREG		
÷.	185				147-100	0.033		4.000		FREFREG		
-					VT-47	0.102		4.120		Core		
	- 8					0.018						
	<u> </u> -				VT47-1080	0.075		4.000		PREPREG		
					VT47-106	0.053		4.100		PREPREG		
	44	4			VT 47	0.018		4 120	7, 8	Care		
	₩7				V1-47	0.018		4.120	9, 10	Core		
	dØ				VT47-106	0.053		4.100		PREPREG		
	dØE				VT47-1080	0.075		4.000		PREPREG		
						0.018						
	₩,				VT-47	0.102		4.120	11 12	Core		
					VT47-106	0.053		4 000	11, 12	PREPREC		
					VT47-106	0.053		4.000		PREPREG		
	-8-				Foil	0.035		4.000	12 14	Enil	0	
	- 8 E				VT47-106	0.035		4.000	13, 14	PREPREG	U	
					VT47-106	0.048		4.000		PREPREG		
T	184				Foll	0.046		4.000		FREFREG	0	
•	- 43				Soldormask	0.035	0.020	4 100		Soldontack	0	
				_	Soldermask		0.020	4.100		SolderMask	U	

Copper Thickness = 0.353 | Dielectric Thickness = 1.631 | Solder Mask Thickness = 0.040 | Slack Up Thickness = 1.985 | Slack Up Thickness with Solder Mask = 2.025 |



Technical characteristics

Power supply : 28 W

Preamplifiers :

- Rise time : ~ 10 ns
- Output dynamical range : 8V (for 4 GeV)

High voltage module

- Current resolution : 0,1 nA
- Current noise measurement : 3 nA RMS
- Current range going through the detector : 10 nA to 2 μA
- Voltage resolution : 3mV (200V) , 6mV (400V)

FPGA : Communication SERDES @ 400 Mbits/s : OK



Test results

 Noise measurement on the signal baseline without detector HV device OFF
3.79 MeV
3.79 MeV

Frequency domain of the noise

Frequency domain of the noise



Noise expressed in dB (= $10*\log(V^2/Hz)$)

