


FOUR- π




FAZIA

FRONT-END ELECTRONICS, TRIGGER AND ACQUISITION


The FAZIA experiment

Global Layout




10k telescopes

Test prototype "FAZIETTO"




12 blocks - 192 telescopes

Telescope structure




Block arrangement



4x4 telescopes

Telescope : the Data Path




FPGA side


Silicon 1

Silicon 2


CsI

Current, Charge and Energy Signals






FEE card overview




Dimensions : 300 mm x 88 mm


Heat dissipation in a vacuum chamber



Ph. Rosier & C. Legalliard– R&D Détecteurs




Ph. Rosier & C. Legalliard– R&D Détecteurs




Ph. Rosier & C. Legalliard– R&D Détecteurs



Routing design of the preamplifier




- The amplification part coloured in red and the feedback part coloured in purple are routed on the surface
- These two parts are located near the 3-pin connector
- The source of the JFET transistor is directly connected to the ground of the connector



Rooting design of a SW regulator



Stackup



1	Soldermask	0.020	4.100	SolderMask	0
	Foil	0.035		Foil	0
	VT47-106	0.048	4.000	PREPREG	
	VT47-106	0.048	4.000	PREPREG	
2	Foil	0.035		Foil	0
	VT47-106	0.053	4.000	PREPREG	
	VT47-106	0.053	4.000	PREPREG	
3		0.018			1, 2
	VT-47	0.102	4.120	Core	
		0.018			
	VT47-1080	0.075	4.000	PREPREG	
	VT47-106	0.053	4.100	PREPREG	
5		0.018			3, 4
	VT-47	0.102	4.120	Core	
		0.018			5, 6
	VT47-106	0.053	4.100	PREPREG	
	VT47-1080	0.075	4.000	PREPREG	
		0.018			
	VT-47	0.102	4.120	Core	
		0.018			
	VT47-106	0.053	4.000	PREPREG	
	VT47-106	0.053	4.000	PREPREG	
9		0.018			
	VT-47	0.102	4.120	Core	
		0.018			
	VT47-1080	0.075	4.000	PREPREG	
	VT47-106	0.053	4.100	PREPREG	
11		0.018			7, 8
	VT-47	0.102	4.120	Core	
		0.018			9, 10
	VT47-106	0.053	4.100	PREPREG	
	VT47-1080	0.075	4.000	PREPREG	
		0.018			
	VT-47	0.102	4.120	Core	
		0.018			11, 12
	VT47-106	0.053	4.000	PREPREG	
	VT47-106	0.053	4.000	PREPREG	
15	Foil	0.035		Foil	0
	VT47-106	0.048	4.000	PREPREG	
	VT47-106	0.048	4.000	PREPREG	
16	Foil	0.035		Foil	0
	Soldermask	0.020	4.100	SolderMask	0

Copper Thickness = 0.353 | Dielectric Thickness = 1.631 | Solder Mask Thickness = 0.040 | Stack Up Thickness = 1.985 | Stack Up Thickness with Solder Mask = 2.025 |

Technical characteristics

- Power supply : 28 W
- Preamplifiers :
 - Rise time : ~ 10 ns
 - Output dynamical range : 8V (for 4 GeV)
- High voltage module
 - Current resolution : 0,1 nA
 - Current noise measurement : 3 nA RMS
 - Current range going through the detector : 10 nA to 2 μ A
 - Voltage resolution : 3mV (200V) , 6mV (400V)
- FPGA : Communication SERDES @ 400 Mbits/s : OK

Test results

■ Noise measurement on the signal baseline without detector

HV device OFF



@ 140 V

Stdev : 1,60 mV or 0,8 MeV

Stdev : 7,58 mV or 3,79 MeV

Frequency domain of the noise

Frequency domain of the noise



Noise expressed in dB ($= 10 \cdot \log(V^2/\text{Hz})$)