


*General Electronics for TPC*


*A project based on the  $\mu$ TCA<sup>TM</sup> standard*

(MTCA.0 specifications)

design status




# DAQ block diagram



- AGET:** Asic for **GET** – 64 analog channels - 512 cells/channel
- ASAD:** **A**GET **S**upport for **A**nalog to **D**igital – 4 AGET
- COBO:** **CO**ncentration **BO**ard – 4 ASAD - 1024 digital channels
- MUTANT:** **MU**tiplicity, **T**rigger **ANd** **T**ime ( 3 trigger levels)
- BEM:** **B**ack **E**nd **M**odule (coupling, logical inspections, ...)

IRFU  
CENBG  
NSCL/MSU

*Collaboration based on an “ANR” grant for the French labs*




# Choice of $\mu$ TCA standard for the project


GANIL Laboratory  
⇒ leader & referent for  $\mu$ TCA of GET

« Dual Star » topology shelf  
(redundancy)

SCHROFF & VADATECH (VT893) shelves approved




Up to 6.5 Gbit/s by serial port (1TX/1RX)




Enhanced Module Management Controller (EMMC)
MicroTCA Carrier Management Controller (MCMC)
Module Management Controller (MMC)
Advanced Mezzanine Card (AMC)
MicroTCA Carrier Hub (MCH)
Other Field Replaceable Unit (FRU)
Other non Field Replaceable Unit
Logical Manager Function

## Associated Field Replaceable Units:


- MicroTCA Carrier Hub (MCH)  
Carrier management / Network Switch
- Power Module (PM)
- Advance Mezzanine Card (AMC)
- JTAG Switch Module (JSM)
- Cooling Units (CU)




# Typical architecture for 1 $\mu$ TCA shelf



# Full architecture – 3 $\mu$ TCA shelves






# Main tasks of MUTANT

Distribution of a 100 MHz clock to every CoBo of each crate, phase aligned (skew < 1 ns - TDC)  $\Rightarrow$   $\mu$ TCA-CLK1

Distribution of a synchronous start/stop sampling (phase aligned)  $\Rightarrow$   $\mu$ TCA-CLK2

Exchanging data in parallel with the CoBo @ 800 Mbit/s (TX/RX) with its own shelf or slave shelves



Building the whole TPC Digital multiplicity:


- Master Mutant + slave MUTANT
- Each MUTANT with the CoBo boards every 40 ns


Time stamp:

- 48 bits / 10 ns
- CDT/autonomous mode
- 32 bit event number (CDT)
- local/remote (via BEM)

3 Trigger levels:

- L0= External Trigger
- L1 = Multiplicity Trigger
- L2 = Hit Pattern Trigger






# MUTANT- CoBos data exchanges

## main time values

AGET: Sampling Frequency = 1-100 MHz  
Trigger roundtrip:  $512 \times 10 \text{ ns} = 5.12 \mu\text{s}$   
to  $512 \times 1 \mu\text{s} = 512 \mu\text{s}$

### Full memory




MUTANT Programmable Delay & Gates are 16 bits wide  
Attached to GMC (10 ns)


CoBo to MUTANT : L1: new multiplicity value @ 25 MHz max  
nothing to do @ MUTANT level for lower frequency  
L2:  $1.3 \mu\text{s}$  to receive the TPC hit pattern (one shelf)  
 $12.8 \mu\text{s}$  for added shelves

MUTANT trigger "OK" to CoBo "STOP": -L0 : 30 ns/655  $\mu\text{s}$  max  
- L1 : 80 ns /655  $\mu\text{s}$  max  
- L2 : **depends on the algorithm !**



### 2 x half-memories (2p decay)




MUTANT information's to CoBo: - L2 mask pattern:  $1.3 \mu\text{s}$   
- Time stamp + Event Number: 120 ns  
- Time stamp only: 80 ns



# Synoptic and board assembly




2 boards to design = 2 projects !



1 tongue = 2 x 85 pins  
4 tongues to manage  
= 680 pins!




# MUTANT in terms of schedule



## ➤ MUTANT module is on track

- Board A is tested  
(as a kit on the table then inside the crate with management)
- One board is running at NSCL/MSU (USA)
- Electronic study of board B is ready  
PCB design is in progress
- Full MUTANT prototype is expected in October 2013



## ➤ CoBo module is also under test @ NSCL

- 3 boards tested
- Production is foreseen by the end of this year

## ➤ First $\mu$ TCA configuration ( CoBos + MUTANT) end 2013/early 2014

## ➤ First use at GANIL/SPIRAL II with ACTAR TPC and S<sup>3</sup> (Spiral2 Super Spectrometer)

## ➤ Beyond the laboratories concerned by the collaboration (GANIL, NSCL, IRFU Saclay, CENBG), other foreign laboratories are interested by the GET system:

-> Tokyo & Riken labs (Japan), INFN Catania (Italy), IBS Daejeon (South Korea), ...

