DVCS 12GeV meeting

electronics part

12 & 13 november 2012 Orsay (France)

Summary

✓ ARS ✓ Trigger ✓ Status

✓ Upgrades

Acquisition part

- Remember ... 2010
 - 2 crates with 6 and 7 ARS boards



<u>ARS</u>

- ✓ Status:
 - ✓ 128 ns sampling by step of 1ns at each valid trigger
 - ✓ Readout VME with the protocol Vme2esst160
 - ✓ With the last Ben firmware (thanks to him)
 - \checkmark The data acquisition rate has been increased (see next slide)
 - \checkmark 13 boards have been used in two VME crates
- ✓ Upgrade:
 - \checkmark Nothing in study

ARS16VME64- acquisition results



Test lab end of June 2010



Hall A of October 2010



Meeting -electronics part - 12 & 13 November 2012 – IPN Orsay (France)

The Trigger

- The goal of the trigger is to make a fast decision, for the data acquisition of the ARS boards for the memorization or the rejection of an event.
- For this purpose each signal is :
 - integrated during a gate of 60 ns
 - digitalized with a 12 bits ADC
 - Summed by clusters of 4 neighbors
 - Compared to a threshold
- The validation must be obtained after about 500 ns

- For technical reasons the numeric data don't arrive in the same place.
- The technical choice is 3 FPGAs to receive the 208 ADC data , but this choice needs to add interconnection bus to transmit the data to do all the possible clusters.
- Each FPGA receives one part of all the data,
 - makes a global sum of these data and of all clusters of 4 possible neighbors
 - compares it to a programmable threshold
 - Transmits the neighbors data needed to the others FPGA.
- The goal of this system is to have a faster result of the clusters sum and / or the total sums

The ADC values needed to do the clusters sum neighbor to 2 FPGA, use only 9 of the 12 bits of the original value (the less significant bits are set by default at one).

This thing happens because of the low size of the interconnection bus between the different FPGA.

The result is : you can take a decision with a value of the real cluster sum lower than the threshold.

The status of the precision of the all the clusters is :

Calorimeter versus cluster

_	Ir												In green : 147/ 180 - (81,6%) of the case.			
	14	- 29	- 44	59	- 74	89	104	119	134	149	164	179				
	13	28	43	58	73	88	103	118	133	148	163	178	no incertitude of the result			
	12	27	42	57	72	87	102	117	132	147	162	177				
	11	26	41	56	71	86	101	116	131	146	161	176	In blue $\cdot 3 / 180 - (1.67\%)$ of the case			
	10	25	40	55	70	85	100	115	130	145	160	175				
	9	24	39	54	69	84	99	114	129	144	159	174	the incertitude can be 7 lsb max under the threshold			
	8	23	38	53	68	83	98	113	128	143	158	173				
	- 7	22	37	52	67	82	97	112	127	142	157	172	In number $27/100$ (15%) of the case			
	6	21	36	51	66	81	96	111	126	141	156	171	in purple . 27 / 180 - (15%) of the case .			
	5	20	35	50	65	80	95	110	125	140	155	170	→ the incertitude can be 14 lsb max under the threshold			
	4	19	34	49	64	79	94	109	124	139	154	169				
	3	18	33	48	63	78	93	108	123	138	153	168				
	2	17	32	47	62	- 77	92	107	122	137	152	167	In red : 3 /180 - (1,67%) of the case .			
	1	16	31	46	61	76	91	106	121	136	151	166	the incertitude can be 21 lsb max under the threshold			
	0	15	30	45	60	75	90	105	120	135	150	165				



- It's a 36 bits bus :
 - At each clock cycle it permits to transfer 9 of the 12 bits for the ADC data.
 - Result : a non precise result for some clusters sums

- It's now a 78 bits bus .
 - All 12 bits of the ADC data is transmitted
- Only 48 bits is necessary for this transfer.
 - The other bits can be used to transfer some new data (see slide , new option)

Solves the incertitude of the clusters decision

Magne Magali - LPC Clermont DVCS 12GeV

meeting -electronics part - 12 & 13 November 2012 – IPN Orsay (France)







NOW



19 ADC values => 5 clock cycles

16 ADC values => 4 clock cycles

FPGA1 to FPGA2

16 ADC values => 4 clock cycles

FPGA2 to FPGA3

16 ADC values => 4 clock cycles

Mmpossible tareduce more this time

meeting -electronics part - 12 & 13 November 2012 – IPN Orsay (France)

Adding functionalities

BEFORE

- The IO are using NIM format:
 - 12 inputs
 - 8 outputs

 All the IO have been used during the experiment.

- The number of IO has been increased :
 - 16 NIM inputs
 - 16 NIM outputs
- a new format of signals has been added:
 - 4 ECL inputs
 - 4 ECL outputs

The old IO has the same place of the previous.

The new IO has needed the design of two new small electronic boards with a compatible format of the daughter board.

Magne Magali LPC Clern ont DVCS 12Ge



Before :

-the logic unit part and the control part are in the same FPGA

Now :

- each part has is own FPGA.



Adding functionalities

New trigger philosophy acquisition

<u>Goal</u> <u>Reduce the acquisition time</u>







	\$05	\$03	\$02	\$04	\$07	\$0A	\$03
0	8	40	72	104	136	168	192
1	12	44	76	108	140	172	196
2	26	58	30	122	154	186	200
3	30	62	34	126	158	190	204
4	3	41	73	105	137	16.9	193
5	13	45	77	10.9	141	173	197
6	27	59	91	123	155	187	201
7	31	63	95	127	159	191	205
8	10	42	74	106	138	170	194
9	14	46	78	110	142	174	198
10	24	56	88	120	152	184	202
11	28	60	92	124	156	188	206
12	11	43	75	107	139	171	195
13	15	47	79	111	14.3	175	199
- 14 I	25	57	89	121	153	185	203
pud 14							
73te low(2)	23	61	93	125	157	189	207
rate low(2)	29	61	93 \$0D	125 \$0E	157 \$0F	189 \$08	207
ate low(2)	29 29 \$01 0	61 \$06 32	93 \$0D	125 \$0E	157 \$0F	189 \$08	207
ate low(2)	29 29 4	61 \$06 32 36	\$0D 64 68	\$0E 125	\$0F 128 132	189 \$08 160 164	207
0003 14 RS 15 ate low(2) 0 1 2	29 29 \$01 4 18	\$06 32 36 50	\$0D 64 68 82	\$0E \$0E \$6 100 114	\$0F 128 132 146	189 \$08 160 164 178	207
0003 149 33 15 5te low(2) 0 1 2 3	\$01 1 8 22	\$06 32 36 50 54	\$0D 64 68 82 86	\$0E \$0E 100 114 118	\$0F 128 132 146 150	\$08 \$08 160 164 178 182	207
ate low(2)	\$01 \$01 0 4 18 22 1	\$06 32 36 50 54 33	\$0D 64 62 86 65	\$0E 36 100 114 118 37	\$0F 128 132 146 150 123	\$08 \$08 160 164 178 182 161	207
ate low(2)	\$01 \$01 0 4 18 22 1 5	\$06 32 36 50 54 33 37	\$0D 64 68 82 86 65 63	\$0E \$06 100 114 118 97 101	\$0F 128 132 146 150 129 133	\$08 \$08 160 164 182 161 165	207
ate low(2)	29 29 0 4 18 22 1 5 19	506 50 50 54 33 37 51	\$0D 64 68 82 86 65 63 83	\$0E 96 100 114 118 97 101 115	\$0F 128 132 146 150 129 133 147	\$08 160 164 178 182 161 165 179	207
te low(2)	\$01 0 4 18 22 1 5 19 23	\$06 32 36 50 54 33 37 51 55	\$0D 64 68 82 86 65 65 63 83 83 83	\$0E 96 100 114 118 97 101 115 119	\$0F 128 132 146 150 123 133 147 151	\$08 160 164 178 182 161 165 179 183	207
1003 14 100 15 100 15 100 10 100 100 10 100 100 100 100 1	\$01 0 4 16 22 1 5 19 23	506 50 54 33 37 51 55	\$0D 64 68 82 86 65 65 63 83 83 87	\$0E 96 100 114 118 97 101 115 119	\$0F 128 132 146 150 129 133 147 151	\$08 160 164 178 182 161 165 173 183	207
ste low(2)	\$01 0 4 18 22 1 5 13 23 23	\$06 32 36 50 54 33 37 51 55 34	\$0D 64 68 82 86 65 63 83 83 87 87 66	\$0E 36 100 114 118 97 101 115 119 98	\$0F 128 132 146 150 129 133 147 151 130	\$08 160 164 178 161 165 179 183 183	207
1003 14 15 15 10 10 10 10 10 10 10 10 10 10	\$01 0 4 18 22 1 5 19 23 23 23 23	61 \$06 32 36 50 54 33 37 51 55 34 38	\$0D 64 68 82 86 65 65 63 83 83 87 87 70	\$0E 96 100 114 118 97 101 115 119 98 102	\$0F 128 132 146 150 129 133 147 151 130 134	189 \$08 160 164 178 182 161 165 179 183 162 166	207
All Carlor (2) All Carlor (2)	\$01 0 4 18 22 1 5 19 23 23 2 6 16	\$06 32 36 54 33 37 51 55 34 34 38 48	\$0D 64 68 82 86 65 63 83 83 87 66 70 80	\$0E 96 100 114 118 37 101 115 119 98 102 112	157 128 132 146 150 123 133 147 151 130 134 144	\$08 160 164 178 182 161 165 173 183 183 162 162 166 176	207
Ate low(2)	\$01 0 4 18 22 1 5 19 23 23 23 23 23 23 23 23 23 23	\$06 32 36 50 54 33 37 51 55 34 34 38 48 52	\$0D 64 68 86 65 65 63 83 83 87 66 70 80 84	\$0E 36 100 114 118 37 101 115 113 38 102 112 116	157 128 132 146 150 129 133 147 151 130 134 144 144	189 100 160 164 178 182 161 165 179 183 162 166 176 180	207
ate low(2) ate low(2) 0 1 2 3 4 5 6 7 6 7 6 7 10 11 12	\$01 \$01 0 4 18 22 1 5 19 23 23 23 23 23 23 23 23 23 23	\$06 32 36 50 54 33 37 51 55 55 34 38 34 38 48 52 35	\$0D 64 68 82 86 65 63 83 83 83 83 87 66 66 70 80 84 67	\$0E 36 100 114 118 97 101 115 119 98 102 112 116 93	\$0F 128 132 146 150 129 133 147 151 130 134 144 148 131	\$08 160 164 178 182 161 165 179 183 165 179 183 162 166 176 180 163	207
ste low(2)	\$01 0 4 18 22 1 5 13 23 13 23 13 23 13 23 13 23 13 23 13 23 7	\$06 32 36 50 54 33 37 51 55 55 34 38 48 55 38 48 52 33	\$0D 64 68 82 86 65 63 83 83 87 66 70 80 80 84 66 71	\$0E 36 100 114 118 97 101 115 119 38 102 112 116 99 103	\$0F 128 132 146 150 129 133 147 151 130 134 144 144 144 144 131 135	\$08 160 164 178 182 161 165 179 183 183 165 166 176 166 180 163 167	207
Puts 14	29 29 29 0 4 18 22 1 13 23 23 23 23 23 23 23 23 23 23 23 23 23	\$06 32 36 50 54 33 37 51 55 33 34 38 48 52 35 39 49	\$0D 64 68 82 86 65 63 83 87 65 63 83 87 66 70 80 80 80 84 67 71 81	\$0E 96 100 114 118 97 101 115 119 98 102 112 116 93 103 113	\$0F 128 132 146 150 129 133 133 147 151 130 134 148 131 135 145	\$08 160 164 178 182 161 165 179 183 165 179 183 165 166 176 180 163 167 177	207

15	5 31	47	63	79	95	111	127	143	159	175	191	207
14	I 30	46	62	78	94	110	126	142	158	174	190	206
13	29	45	61	77	93	109	125	141	157	173	189	205
12	2 28	44	60	76	92	108	124	140	156	172	188	204
11	L 27	43	59	75	91	107	123	139	155	171	187	203
10	26	42	58	74	90	106	122	138	154	170	186	202
9	25	41	57	73	89	105	121	137	153	169	185	201
8	3 24	40	56	72	88	104	120	136	152	168	184	200
7	23	39	55	71	87	103	119	135	151	167	183	199
e	5 22	38	54	70	86	102	118	134	150	166	182	198
5	5 21	37	53	69	85	101	117	133	149	165	181	197
4	1 20	36	52	68	84	100	116	132	148	164	180	196
з	19	35	51	67	83	99	115	131	147	163	179	195
2	2 18	34	50	66	82	98	114	130	146	162	178	194
1	17	33	49	65	81	97	113	129	145	161	177	193
0) 16	32	48	64	80	96	112	128	144	160	176	192

For clusters of 4 neighbors.

You have 1 to 4 boards touch (but 2 in each crate).

The reading time can be reduces







- ✓ 13 ars boards✓ 1 trigger
- ✓ 1 acquisition cycle :
 - 🗸 7 borads in 2esst 🗲 395 μs
 - ✓ dead time of ARS : 128 us

- ✓ 13 ars boards
 - ✓ 13 individual triggers
- ✓ 1 acquisition cycle :
 - ✓ Min : 1boards in 2esst
 - → 57 µs in 1 crate
 - ✓ Max: 2 boards in 2esst
 - \rightarrow 130 µs per crates.