A data acquisition system for the Cerenkov Telescope Array


Julien HOULES, Dirk HOFFMANN, Romain DE LUCA CPPM/IN2P3/CNRS

houles@cppm.in2p3.fr

And the CPPM CTA group




Camera data flow



Whole Camera ~ 2000 PM -> 300 front end boards

Global architecture



Camera server

- L1 trigger on front end boards
- Event building
- L2 trigger on camera server :
 - CPU (SSE, AVX...)
 - GPU
- Compression ?
- Send data to central server (array level)

Data flow hypothesis

7 detectors for each front end board

• ~ 2000 pixels camera

→ 300 boards needed

- L1 trigger rate : 10 KHz
- Size of a sample : 144 bytes (16 bit * 72)
- No data loss (all the L1 events are sent)

→ Max theorical bandwidth = 10000 * 2000 * 144 = 2.88 GB/s


Each board generates a flow of 2880/300 = 9.6 MB/s

https://martwiki.in2p3.fr/twiki/bin/view/CTA/DataAcquisition

Global architecture



Camera infrastructure



CPPM/IN2P3/CNRS

Dell Precision T7500



- Two Intel Xeon X5650 (2.66GHz,6.4GT/s,12MB,6Cores)
- Memory : 24GB (6x4GB) 1333MHz
- Intel X520 DA2 10GbE Dual Port SFP+ Server Adapter, PCIe x8

- Triple channel (maximum speed reached)
- QPI at 6.4 GT/s (maximum speed on the market)
- Memory at 1333 Mhz
- 2 full speed full duplex 10 Gb/s links (PCIe x8 Gen 2)
- 1 PCIe x16 slot free (->GPU) and 1 PCIe x8 free (-> one more 10 Gbps adapter)
- SFP+ -> Copper or Optical link

~ 3500 euros

Dell Powerconnect 6248



- 48 * 1 Gb/s ports
- Backplane 184 Gb/s
- 2 * 10 Gb/s SFP+ ports included 2 more 10 Gb/s optional ports
- Up to 12 switches stackable
 -> 576 ports

~ 1500 euros (with 2 * 10 Gb/s)

Event builder




We need a prototype :

- To evaluate the maximum speed reachable
- To test several technologies
- To validate different approaches of the data processing
- To adapt our needs to what we can do

Our first approach


- High modularity to make adaptation to different front end electronics easier
- Multitask approach to divide the flow processing if needed
- Use of a standard Linux distribution but take control on scheduling and memory allocation
- Constrained electronics to reach the best performances (in a first time)

Event builder



EV N H PM1 PM2 PM3 PM4 PM5 PM6 PM7 ... PM1 PM2 PM3 PM4 PM5 PM6 PM7 ... PM1 PM2 PM3 PM4 PM5 PM6 PM7


Data format : standard frame



Data format : jumbo frame


1 frame : 8192 bytes

Level 2 triggering on camera server




CPPM/IN2P3/CNRS


Software overview : 1st architecture



Software overview : 2nd architecture



Stimulation configuration



First results

50 nodes (5 per HP server) sending data to interface 1

100 nodes

<u>1st Achitecture</u>	<u>2nd Achitecture</u>		
<u>Jumbo frames (8192 bytes) :</u>	<u>Jumbo frames (8192 bytes) :</u>		
19,2 Gb/s (2,4 GB/s) with no loss	19,2 Gb/s (2,4 GB/s) with no loss		
CPU usage : 300 % (3 cores/12)	CPU usage : 180 % (1.8 cores/12)		
<u>Standard frames (1024 bytes) :</u>	<u>Standard frames (1024 bytes) :</u>		
6,5 Gb/s (0,82 GB/s) with no loss	8 Gb/s (1 GB/s) with no loss		
CPU usage : 300 % (3 cores/12)	CPU usage : 190 % (1.9 cores/12)		



Test with 300 nodes

Integration in ACS

The basic functions of the Event Builder are available from the ACS interface

(ргоје	ct) - Acs Command Center	-			
Acs Command Center			v8.1		
Project Tools Expert			Help		
Acs Instance O Cdb Root Dir /rtm/houles/TEMP/workspace//acs/test © Localhost (single-machine project) © Remote (distributed project)	Start Stop Kill Client Applications (2) Components (2) Compo	aciSupervisor' [id 61734913] (my 799617] File View BACI Engine By type By device Ob Search Search Search Master By Master By Master	Object Explo ject: EventBuilder <u>Operations</u> seEventBuilder () DestinationAddress () DestinationPort () nchEventBuilder (String, int, int, Str	Show speci	al operations and attributes Attributes mponentState me
	Message: Querying root nodes. Message: Connecting to 'EventBuilder'. Message: Connecting to 'EventBuilder'. Message: Analysing attributes for 'EventBuilder'. Message: Analysing operations for 'EventBuilder'. Message: Invoking 'EventBuilder, launchEventBuilder', parameters: 'destinationAddress' = '192.168.3.4' 'destinationPort' = '5565' 'buf5ize' = '100' 'logFile' =				
Acs Container Object E…orer		coco.txt'			

CPPM/IN2P3/CNRS

Stimulator

Need for a real stimulator

Need a stimulator to make :

- timing measurements on software
- real time validation
- algorithms validation
- trigger validation
- latency measurements on network
- front end boards and stimulator mix
- validate the complete acquisition chain

EVOC NET-1820




Intel Atom D525 dual core processor 1.8GHz 4.0 GB RAM 6 x Intel 82574L Giga LAN (supports 9K frames and boot on LAN) 8-bit Digital I/O interface 1 x Parallel port, Serial port

~ 300 euros each

Measured throughput : $\sim 2,4$ Gb/s (400 Mb/s for each port)

Testing configuration



Future



- Improve the event builder
- Try zero copy solutions
- Design a L2 trigger (CPU ? GPU ?)
- Make the software reliable enough for production stage
- Build a full-size stimulator

Interface definition

Data format : type 1.0

The front end electronics transmit all events (after a L1 triggering)

Event n	Ì		
Event n+1	Header flag Empty Time 1	Event number Time 2	Level 1 header
Event n+2	PM 1 9	sample	_
Event n+3	PM 2 s		
Event n+4	PM 3 9	sample	
Event n+5	PM 4 s	sample	
Event n+6	PM 5 s	sample	
Event n+7	PM 6 9	sample	
	PM 7 s	sample	


Data format : type 1.1

The front end electronics transmit a single value for each PM for all events

	(after a L1 triggering			
Event n				
Event n+1	Header flag Empty Time 1	Event number Time 2	Level 1 header	
Event n+2	PM 1 m	nax/tot	_	
Event n+3	PM 2 m	_		
Event n+4	PM 3 m	nax/tot	_	
Event n+5	PM 4 m	nax/tot		
Event n+6	PM 5 m	nax/tot		
Event n+7	PM 6 m	nax/tot		
	PM 7 m	nax/tot		


Data format : type 2.0

The front end electronics only transmit L2 triggered events




Data format : type 2.1

The front end electronics transmit a single value for each PM in




Data format : type 3.0

The front end electronics only transmit triggering PM in L2 triggered events



Data format : type 3.1

The front end electronics transmit a single value for triggered PM in L2 triggered events



Data format : type X.Y.1


Samples beginnings are truncated, can be applied to the types described Example 1.0.1

Event n		Header flag	Empty	Event number	Level 1
	\setminus	Time		Time 2	header
Event n+1			Time from	origin Empty	Level 2 header
			DM 1 -		noudor
Event n+2		PM 1 sample			
					_
			PM 2 s	ample	
Event n+3					_
		PM 3 sample		ample	
Event n+4			1 10 0 0		
Event n+5			PM 4 s	ample	
Event n+6			PM 5 s	ample	
				·	
Event n I 7					
Event n+7			PM 6 s	ampie	
					_
			PM 7 s	ample	

Data format : discussion

The formats exposed are just a proposition and must be discussed with all the concerned teams





Optimizing data reception

 \geq Receive data and copy to the packets buffer

- Multiply reception tasks to share the load
- Use jumbo frames
- Allocate interrupts to the core executing the task
- Enable interrupts coalescing
- Increase the Linux receive buffer size

To do :

- Experiment the Intel Direct Cache Access (DCA) : packets prefetched in cache memory
- Experiment zero copy solutions

Optimizing memory to memory copy



- Woken up each time a packet is copied
- to the packets buffer
 - Copy from the packets buffer to the events buffer
- Use the SSE instructions
- Bypass cache memory to improve the other tasks performances
- Take advantage of the NUMA architecture : coordinate tasks affinity and memory allocation on nodes for the packets buffers
- Allocation of contiguous and aligned memory areas

To do :

- Why not synchronizing when several packets have been received ?
- Think about the allocation of the event buffer and nodes distribution
- Why not introducing calculations to take advantage of the memory loads ?
- Experiment the new Intel Advanced Vector Extensions (AVX)





- Is woken each time X events have been completely rebuilt
- Has access to the complete events


Currently :

• only checks the integrity of the complete events when ready

Later :

- Perform calculations for L2 triggering
- Transfer data to GPU if needed
- Store data to a local storage if needed
- Send data to the central server
- Be multiplied if load is important

Non Uniform Memory Access



QPI @ 6.4 GT/s -> 25.6 GB/s (12.8 GB/s unidirectional) Triple channel memory @ 1333 MHz -> 32 GB/S