

# Prototype of TRACE digitizers & GTS Upgrade

Andrea Triossi  
INFN - LNL


**EGAN Working Group Meeting**

June 28 2012, Orsay

# Outlines


## TRACE

- Multichannel ADC prototype
- Preliminary results



## Global Timing and Synchronization



- Upgrade of the GTS firmware
  - Multiple trigger requests
  - Timestamp assignment latency
- Preliminary tests



# Multichannel ADC

# FPGA as ADC

- From PA directly to FPGA differential inputs
- External digital synthesizer used to produce a  $V_{REF}$  sinusoid
- TDCs measure time differences further converted to voltage



High integration?

# TDC Core

Clock freq            125-250 MHz

Course counter        up to 134 ms

Carry chain           816 elements

Rearm time            3 cycles

Startup calib         histogram

Online calib          ring oscillator

LSB                    ~ 1 ps

Precision              ~ 30 ps rms



Bubbles effect correction




0000000000000000

1110000000000000

1111110100000000




# ADC Prototype



# Preliminary results

| tdc_chip Project Status (05/07/2012 - 17:49:42) |                           |                       |                               |         |
|---|---------------------------|-----------------------|-------------------------------|---------|
| Project File:                                   | adc_test.xise             | Parser Errors:        | No Errors                     |         |
| Module Name:                                    | tdc_chip                  | Implementation State: | Programming File Generated    |         |
| Target Device:                                  | xc6vlx240t-1ff1156        | • Errors:             | No Errors                     |         |
| Product Version:                                | ISE 13.1                  | • Warnings:           | 43 Warnings (1 new)           |         |
| Design Goal:                                    | Balanced                  | • Routing Results:    | All Signals Completely Routed |         |
| Design Strategy:                                | Xilinx Default (unlocked) | • Timing Constraints: | All Constraints Met           |         |
| Environment:                                    | System Settings           | • Final Timing Score: | 0 (Timing Report)             |         |
| Current Warnings <a href="#">[+]</a>            |                           |                       |                               |         |
| Device Utilization Summary <a href="#">[-]</a>  |                           |                       |                               |         |
| Slice Logic Utilization                         | Used                      | Available             | Utilization                   | Note(s) |
| Number of Slice Registers                       | 2,744                     | 301,440               | 1%                            |         |
| Number used as Flip Flops                       | 2,743                     |                       |                               |         |
| Number used as Latches                          | 1                         |                       |                               |         |
| Number used as Latch-thrus                      | 0                         |                       |                               |         |
| Number used as AND/OR logics                    |                           |                       |                               |         |
| Number of Slice LUTs                            | 2,734                     | 150,720               | 1%                            |         |
| Number used as logic                            | 2,253                     | 150,720               | 1%                            |         |
| Number using O6 output only                     | 1,173                     |                       |                               |         |
| Number using O5 output only                     | 111                       |                       |                               |         |




Non-uniform sampling

Non-uniform DFT

$$P(m) = \sum_{n=0}^{N-1} p_n e^{-j \frac{2\pi}{T} m t_n}$$

Interpolation & re-sampling



LVDS inputs coupling



different input standards

Phase jitter (sine/triangular wave)




OCXO 50ppb

# **GTS Upgrade**

# GTS: Functionalities

- Common clock
  - Global clock counter
  - Global event counter
  - Trigger requests
  - Error reports
- Trigger controls:
    - Throttling of the L1 validation signal
    - Fast commands (fast reset, initialization, etc.)
    - Fast monitoring feedback from the crystals
    - Calibration and test trigger sequence commands
    - Monitor of dead time



# GTS: Current Limits


- Serves just one trigger request

Interface for 16  
Parameterized with GENERICS


- Handles just one ID request

16 ID per GTS core  
Parameterized with GENERICS


# Requests Interface (1)




# Requests Interface (2)



# Requests Serializing



# Multiple ID Requests



START

LENGTH

TRIGGER ID

COMMAND ID

LOCAL TAG (7:0)


LOCAL TAG (15:8)

# Constraints

- Trigger IDs
  - 256 trigger IDs
  - In triggerless mode (root node validates all)
  - Trigger processor limits the ID numbers to 40
- Validations
  - The validation regards only local tag:
    - Many trigger requests with the same local tag but different ID generate only one validation/rejection
    - Complainant with the old GTS

**Backup**

# Test bench



- Implemented on a GTS mezzanine (V4)
- Point to point connection
- Root node validates every request

# Test bench

The screenshot displays the ChipScope Pro Analyzer interface. The top menu bar includes File, View, JTAG Chain, Device, Trigger Setup, Waveform, Window, and Help. The toolbar shows various control icons, including a green play button and a red stop button.

**Project: toplevel**

- UNIT:0 MyILA0 (ILA)
  - Trigger Setup
  - Waveform
  - Listing
  - Bus Plot
- UNIT:1 MyVIO1 (VIO)
  - VIO Console

**Trigger Setup - DEV:1 MyDevice1 (XC4VFX60) UNIT:0 MyILA0 (ILA)**

| Match | Match Unit      | Function | Value                                   | Radix | Counter  |
|-------|-----------------|----------|---|-------|----------|
|       | M0:TriggerPort0 | ==       | XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXBB | Bin   | disabled |

**Trig**

| Add | Active                           | Trigger Condition Name | Trigger Condition Equation |
|-----|----------------------------------|------------------------|----------------------------|
| Del | <input checked="" type="radio"/> | TriggerCondition0      | M0                         |

Stop capture before editing Trigger Setup

**Waveform - DEV:1 MyDevice1 (XC4VFX60) UNIT:0 MyILA0 (ILA)**

| Bus/Signal         | X   | 0   | -5      | -4 | -3 | -2 | -1 | 0  | 1  | 2  | 3  | 4 | 5    | 6 | 7 | 8 | 9 | 10 |  |  |
|--------------------|-----|-----|---------|----|----|----|----|----|----|----|----|---|------|---|---|---|---|----|--|--|
| trigger_request    | 000 | 000 | A020    |    |    |    |    |    |    |    |    |   | 0000 |   |   |   |   |    |  |  |
| Local_tag          | 00  | 00  | 00      | 06 | 5D | 50 | 41 | A6 | A0 | 20 | 00 |   |      |   |   |   |   |    |  |  |
| lt_strobe          | 0   | 0   | [Pulse] |    |    |    |    |    |    |    |    |   |      |   |   |   |   |    |  |  |
| trigger_validation | 0   | 0   | [Pulse] |    |    |    |    |    |    |    |    |   |      |   |   |   |   |    |  |  |
| val_rej_tag        | 00  | 00  | 00      |    |    |    |    |    |    |    |    |   |      |   |   |   |   |    |  |  |
| tag_strobe         | 0   | 0   | [Pulse] |    |    |    |    |    |    |    |    |   |      |   |   |   |   |    |  |  |

Waveform captured 02-Mar-2012 10:39:42

X: -32 0: -32 Δ(X-0): 0

SyncOut [27] 0  
SyncOut [28] 0  
SyncOut [29] 0  
SyncOut [30] 0  
SyncOut [31] 0  
trigger\_request

Edit... Run

```
COMMAND: set_trigger_condition 1 0 3 1 5555
COMMAND: set_storage_condition 1 0 FFFF
COMMAND: run 1 0
COMMAND: upload 1 0
INFO - Device 1 Unit 0: Sample Buffer is full
INFO - Device 1 Unit 0: Waveform captured 02-Mar-2012 10:39:42
```

# Test bench

The screenshot displays the ChipScope Pro Analyzer interface. The top menu bar includes File, View, JTAG Chain, Device, Trigger Setup, Waveform, Window, and Help. The main window is divided into several panes:

- Project: toplevel**: Shows a tree view with UNIT:0 MyILA0 (ILA) and UNIT:1 MyVIO1 (VIO).
- Trigger Setup - DEV:1 MyDevice1 (XC4VFX60) UNIT:0 MyILA0 (ILA)**:
  - Match**: A table with columns Match Unit, Function, Value, Radix, and Counter. The entry for M0:TriggerPort0 has a value of XXXX\_XXXX\_XXXX\_XXXX\_XXXX\_XXXX\_XXXX\_XXBB.
  - Trig**: A table with columns Add, Active, Trigger Condition Name, and Trigger Condition Equation. The entry for TriggerCondition0 is active and has the equation M0.
- Waveform - DEV:1 MyDevice1 (XC4VFX60) UNIT:0 MyILA0 (ILA)**:
  - Shows a timing diagram for signals: trigger\_request, Local\_tag, lt\_strobe, trigger\_validation, val\_rej\_tag, and tag\_strobe.
  - The time axis ranges from 52 to 68.
  - val\_rej\_tag shows a sequence of hexadecimal values: 00, 06, 5D, 50, 41, A6, 00, 03, 00.
  - tag\_strobe shows a pulse at time 53.
- Signals: DEV: 1 UNIT: 0**: Lists channels from CH: 44 DataPort[44] to CH: 67 DataPort[67].
- Waveform captured 02-Mar-2012 10:39:42**: Shows a list of SyncOut signals (27-31) and trigger\_request.

```
COMMAND: set_trigger_condition 1 0 3 1 5555
COMMAND: set_storage_condition 1 0 FFFF
COMMAND: run 1 0
COMMAND: upload 1 0
INFO - Device 1 Unit 0: Sample Buffer is full
INFO - Device 1 Unit 0: Waveform captured 02-Mar-2012 10:39:42
```

# Conclusions

## Achieved & Expected Activities

- New Firmware √ simulation & implementation (ChipS)
- Test bench on a small tree ○ ongoing (trigger processor needed?)
- Test on a Numexo carrier