

# CMOS sensors with high resistivity epitaxial layer

State of the art

STAR – Ultimate sensor

ALICE/ CBM





ILC / AIDA / superB

Integration, Plume project

Summary and outlook



---

Auguste Besson on behalf of PICSEL team of IPHC-Strasbourg  
and collaborators



# CMOS pixel sensor : State of the art

- Main application
  - Foreseen to equip vertex detectors
- Main features / Principle of operation
  - MIMOSA serie: manufactured in 0.35  $\mu\text{m}$  OPTO process
  - Thermal diffusion of electrons in a thin epitaxial layer (10-20  $\mu\text{m}$ )
    - Signal  $\sim 1000 e^-$
    - Low material budget (thinned down to 50  $\mu\text{m}$ )
  - Charge collection shared between N-Well diodes
    - High granularity (10-40  $\mu\text{m}$  pitch)
    - Excellent (micronic) spatial resolution
  - Signal sensing and analog processing in pixel (preamp, CDS, etc.)
  - Signal processing  $\mu$ -circuits integrated on sensor substrate
    - ADC/digital output, Zero suppression circuitry integrated in chip periphery
    - Read-out in rolling shutter mode (columns read out in //)
      - ⇒ read out time = typically 200 ns per row
    - Impact on downstream electronics (cost)





Priority given to high granularity, low material budget, low power consumption, with sufficient read-out speed and radiation tolerance.

# Ultimate Sensor for STAR Vertex detector (1)


- STAR PIXL upgrade (physics run in 2014)

- Requirements
  - ~ 150 kRad and few  $10^{12} n_{eq}/cm^2/year$
  - Temperature 30-35 °C (air flow cooling only)
  - Power consumption ~130 mW/cm<sup>2</sup>
  - Spatial resolution < 10 μm
  - Integration time ~< 200 μs to cope with occupancy (~200 hits / 4 cm<sup>2</sup> sensor / read-out cycle)
- Design
  - 2 layers (2.5/8 cm radius)
  - 40 ladders: 50 μm silicon, Flex kapton / aluminium cable
  - 10 Mimosa chips/ladder ⇒ 370 x 10<sup>6</sup> pixels
  - 0.37% X<sub>0</sub> per layer




- Ultimate (alias Mimosa 28)

- Final sensor for the upgrade of STAR pixel layers of the vertex detector
  - Design process Austria Micro System AMS-0.35 μm - OPTO, 4 metal- and 2 poly- layers
  - 15 μm thick epi. layer, High-Resistivity substrate (400 Ohm.cm)
  - Radiation tolerant structures
  - 928 (rows) x 960 (columns) pixels, 20.7 μm pitch ⇒ ~20 x 23 mm<sup>2</sup>
  - Fast binary readout, zero suppression
  - 200 μs read-out time: Suited for 10<sup>6</sup> part/cm<sup>2</sup>/s




Chip delivered in spring 2011  
 First data taking in 2013  
 First vertex detector equipped with CMOS pixel sensors !




# STAR – Ultimate (2) : Performances

- Test Beam @ CERN-SPS (July 2011), 120 GeV pion beam
  - Goal: approach STAR running conditions
    - $T = 30\text{ °C}$
    - Chip irradiated @ 150 kRad
    - Read-out time = 198  $\mu\text{s}$
- Results
  - Efficiency  $\geq \sim 99.9\%$  with a  $\sim < 10^{-6}$  fake rate
  - Spatial resolution  $\sim 3.7\ \mu\text{m}$
  - Uniformity checked
- Under study / to be done
  - Fluence of  $> 3 \times 10^{12}\ \text{n}_{\text{eq}}/\text{cm}^2$  (already tested with previous prototype M26)
  - Large incident angle






Ultimate sensor fulfilling STAR requirements demonstrated



# CBM / ALICE : towards 0.18 $\mu\text{m}$ fabrication process

- **CBM: Cold Baryonic Matter experiment @ FAIR**
  - Micro-Vertex Detector made of 2 stations
  - Double sided stations
    - $\sim \leq 0.5\% X_0$  per station
  - Intermediate prototype in  $\sim 2016$
  - Running conditions (ultimately in  $\sim 2020$ )
    - Operation in vacuum @ negative temp.
    - r.o. time  $\sim \leq 10 \mu\text{s}$ ;  $> 10^{14} n_{\text{eq}}/\text{cm}^2$ ;  $\geq \sim 30 \text{ MRad}$
- **ALICE: ITS upgrade ( $\sim 2016$  LHC shutdown)**
  - Different options:
    - hybrid pixels / CMOS sensors
    - Introducing a layer L0  $\sim 25 \text{ mm}$  radius
    - Potentially replace part of the ITS
  - Requirements
    - $2 \times 10^{13} n_{\text{eq}}/\text{cm}^2$ ;  $> 2 \text{ MRad}$  ; @  $30 \text{ }^\circ\text{C}$
- **Upgraded sensors**
  - 0.18  $\mu\text{m}$  triple-well High Res. fabrication process
  - Presumably double sided read-out
  - Possibly double sided ladders (see PLUME)
  - Possibly large area sensors





Hi. Res./0.18  $\mu\text{m}$   $\Rightarrow$  Extend application domains

# ILD - AIDA - SuperB

## AIDA (EU-FP7 WP9.3) test beam infrastructure (2014)

- Large area beam tel. ( $\sim 6 \times 4 \text{ cm}^2$ )
- Alignment Investigation Device (AID)
  - Reproduce a VTX detector sector
  - Double sided ladders mounted on precise adjustable stages
- Thermo-mechanical studies






## SuperB ( $\geq \sim 2016$ )

- $\sim 100 \text{ Mpart/cm}^2/\text{s}$  @ 1.5 cm radius (safety factor of 5)
- Baseline: Babar VTX + boost/2.  $\Rightarrow \Delta t/2 \sim$  needs to improve  $\sigma_{IP}$
- 1<sup>st</sup> option add a layer zero with striplets (1.8cm)
- Upgrade: CMOS sensors or Hybrid pixel
  - Charge collection optimisation (chip by V.Re et al., INFN Pavia/ Bergamo)

## ILD for International Linear Collider

- Detector Baseline Document (2012)
- Inner layers
  - Optimize r.o. speed and spatial resolution
  - $16 \times 16 / 80 \mu\text{m}^2$  pitch, 10/40  $\mu\text{s}$  r.o. time
  - 3/5  $\mu\text{m}$  sp. resolution
- Outer layers
  - Optimize Power dissipation
  - 4bits ADC, 35  $\mu\text{m}$  pitch, 100  $\mu\text{s}$  r.o. time
- 2 demonstrator prototypes being designed (2011)




Study/demonstrate full potential of double sided ladders

# Integration – Plume - Serwiete (1)

## Plume

- Proof of principle for ILD-VXD concept (DBD 2012)
- Pixelated Ladder with Ultra low Material Embedding
- Double sided ladder
  - Sensors thinned down to 50  $\mu\text{m}$
  - Silicon carbide foam/support (2mm)
  - Low mass flex cable :  
electrical services: power, control, data




## 1st prototype (2010)

- Goal: focus on fonctionnalités
- 1 double sided ladder = 8.4M pixels (12 chips)
- Mat. Budget:
  - 0.8% X0 (average)
  - 0.6% X0 (active area)
- On a module: 12 channels in //.
- 1 ladder produced
  - chips+flex are fully fonctionnal tested  
at 80 MHz = 80Mbits/sec
- Air cooling assumed
- Extendable concept in length.



## 2nd prototype (end 2011)

- Focus on material budget
  - ~ 0.5% X0 (average)
  - ~ 0.3% X0 (active area)
- Narrower flex (mirrored on both side)
  - Copper replaced by aluminium
- New support (lower mass spacer)



<sup>1</sup>IPHC/IN2P3 Strasbourg, France

<sup>5</sup>University of Bristol, UK

<sup>6</sup>DESY, Hamburg, Germany

<sup>7</sup>University of Oxford, UK

<sup>2</sup>IMEC, Leuven, Belgium

<sup>3</sup>CMST, University of Gent, Belgium

<sup>4</sup>IFK, Goethe University, Frankfurt/M, Germany

<sup>8</sup>CERN, Geneva


# Integration – Plume - Serwiete (2)

## SERWIETE


- Sensor Row Wrapped In an Extra Thin Envelop
- Idea (with IMEC comp., CERN)
  - Sensor mounted on flex and wrapped in polymerised film
  - Reduce bounding material
  - Proto in summer 2011

## Mid term objectives:

- 2011: mechanical tests
  - measure vibration sagitta under air flow and operation)
- Thermal studies
- Data output path studies
  - Digital output at  $\sim 200$  MHz with optic fibers ?
- Produce 10 ladders for AID box ( $\sim 2013$ )
- Space for improvement:
  - Reduce mat. Budget (SERWIETE)
  - Narrower flex, less bounding material
  - Increase active area w.r.t. to digital part. (Mimosa26  $\Rightarrow$  ultimate )
  - Reduce thickness of the support ?
- AID: 50 M pixels ! (zero supp. + PXI DAQ)



Fully functional microprocessor chip in flexib plastic envelope. Courtesy of Piet De Moo  
IMEC company, Belgiur




Global material budget under control

CMOS sensors will benefit from steady industry progress for integration

# Summary


- CMOS sensor technology, initially developed for ILC is mature and extends its domains of applications
  - Great potential when granularity, material budget and power consumption are the leading constraints.
  - Now used successfully (e.g. EUDET beam telescope)
  - 1st vertex detector (STAR) equipped with CMOS in  $\sim 2013$
- Mid term plans
  - Many projects / options under study
    - CBM-MVD  $\geq \sim 2015$  (rad.tol.)
    - ALICE-ITS option: Technical proposal end 2011  $\sim 2017$   
also considered: ALICE-FOCAL, FW tracker
    - ILD-VTX (Linear Collider) option Det.Baseline.Doc.  
(double sided ladders, ADC, elongated pixels, etc.)
    - AIDA (Large sensors, stitching): 2014
    - R & D for Electron-Ion Collider (eRHIC) (Large sensors for forward disks)  $\sim 2017$
    - R & D for superB (in pixel FEE, speed)  $\sim 2017$
    - NA63 ( $e^+$  source for CLIC)
  - Other domains of application
    - Hadrontherapy, dosimetry, etc.
- The CMOS technology has not reached its limits yet
  - Higher resistivity  $\Rightarrow$  enhance S/N
  - $0.18 \mu\text{m}$  feature size (first proto in 2011)  $\Rightarrow$  rad.tol., read-out speed, mat. budget
  - Deep P-well  $\Rightarrow$  S/N
  - Long term: multi-tier (3D) sensor



Back up


---

# MAPS development trend




# STAR – Ultimate Preliminary results


MIMOSA 28 - epi 20  $\mu\text{m}$




MIMOSA 28 - epi 20  $\mu\text{m}$  - 150kRad



MIMOSA 28 - epi 20  $\mu\text{m}$  - 30 C



MIMOSA 28 - 150kRad - epi 20  $\mu\text{m}$  - 30 C




T<sup>o</sup>C

Ionising radiation 12

# International Linear Collider (ILC) running conditions


- $e^+e^-$  :  $\sqrt{s}$  up to 1 TeV
- 5 trains/s
- 2680 bunches/train
- 337 ns between bunches
- Occupancy governed by beam background (beamstrahlung)



## Physics goals & running conditions

- single point resolution  $\sim 3\mu\text{m}$
- material budget  $\sim 0.2\% X_0/\text{layer}$
- integration time 25 – 100 $\mu\text{s}$
- radiation tolerance  $> 300\text{Rad}$ , few  $10^{11}n_{\text{eq}}/\text{cm}^2$
- $P < 0.1 - 2 \text{ W/cm}^2$

$$\sigma_{\text{IP}} = a \oplus b/p\sin^{3/2}\theta$$
$$a = 5\mu\text{m}, b = 10\mu\text{m GeV}$$



Radius:

16 – 60 mm for double-sided ladders,  
15 – 60 mm for single-sided ladders

# CMOS sensor-based Vertex detector for ILD

## Inner layer – internal side


- x Optimized for **resolution**
- x  $16 \times 16 \mu\text{m}^2$
- x Q encoding: binary
- x  $t_{\text{Integration}} \sim 40 \mu\text{s}$
- x Sensitive area  $\sim 2 \text{ cm}^2$

## Inner layer – external side

- x Optimized for r.o. **speed**
- x  $16 \times 64 \mu\text{m}^2$
- x Q encoding: binary
- x  $t_{\text{Integration}} \sim 10 \mu\text{s}$
- x Sensitive area  $\sim 2 \text{ cm}^2$

## Outer layer

- x Optimized for low **power**
- x  $35 \times 35 \mu\text{m}^2$
- x Q encoding: 4-bits
- x  $t_{\text{Integration}} \sim 100 \mu\text{s}$
- x Sensitive area  $\sim 4 \text{ cm}^2$



## • Sensor prototyping : design under way

- \* MIMOSA-30: inner layer prototype with 2-sided read-out
  - ↪ one side : 256 pixels ( $16 \times 16 \mu\text{m}^2$ )
  - ↪ other side : 64 pixels ( $16 \times 64 \mu\text{m}^2$ )
- \* MIMOSA-31: outer layer prototype
  - ↪ 48 col. of 64 pixels ( $35 \times 35 \mu\text{m}^2$ ) with 4-bit ADC

12

layer	radius (mm)	length (mm)	# ladders	# sensors*	#.10 <sup>6</sup> pixels	$t_{\text{int}}$ ( $\mu\text{s}$ )	$\sigma_{\text{s.p.}}$ ( $\mu\text{m}$ )
1	16/18	125	14	168	66 + 16	40 / 10	< 3 / ~5
2	37/39	250	26	312	2x112	100	< 4
3	58/60	250	40	480	2x173	100	< 4
total			80	960	652		



\* Numbers corresponding to current CMOS technology (0.35  $\mu\text{m}$ ) prototypes

## CMOS sensors for the ILD-VTX

- **Two types of sensors :**

- \* Inner layers ( $\lesssim 300 \text{ cm}^2$ ) : priority to read-out speed & spatial resolution
  - ↪ small pixels ( $16 \times 16 / 80 \mu\text{m}^2$ ) with binary charge encoding
  - ↪  $t_{r.o.} \sim 50 / 10 \mu\text{s}$ ;  $\sigma_{sp} \lesssim 3 / 5 \mu\text{m}$

- \* Outer layers ( $\sim 3000 \text{ cm}^2$ ) : priority to power consumption and good resolution
  - ↪ large pixels ( $35 \times 35 \mu\text{m}^2$ ) with 3-4 bits charge encoding
  - ↪  $t_{r.o.} \sim 100 \mu\text{s}$ ;  $\sigma_{sp} \lesssim 4 \mu\text{m}$




- **2-sided ladder concept for inner layer** (see W.Dulinski's talk) :

- \* square pixels ( $16 \times 16 \mu\text{m}^2$ ) on internal ladder face ( $\sigma_{sp} < 3 \mu\text{m}$ )
- & elongated pixels ( $16 \times 80 \mu\text{m}^2$ ) on external ladder face ( $t_{r.o.} \sim 10 \mu\text{s}$ )

- **Sensor prototyping :** design under way

- \* MIMOSA-30: inner layer prototype with 2-sided read-out
  - ↪ one side : 256 pixels ( $16 \times 16 \mu\text{m}^2$ )
  - ↪ other side : 64 pixels ( $16 \times 64 \mu\text{m}^2$ )
- \* MIMOSA-31: outer layer prototype
  - ↪ 48 col. of 64 pixels ( $35 \times 35 \mu\text{m}^2$ ) with 4-bit ADC




# Spatial resolution examples

$$\sigma^2_{\text{residual}} = \sigma^2_{\text{multiple sc.}} + \sigma^2_{\text{track resolution}} + \sigma^2_{\text{spatial resolution}}$$


## Resolution vs pitch

Resolution (microns)




Typical residual

(includes track and m.s. uncertainties)




Analog sensor case:  
MIMOSA 18, pitch 10  $\mu\text{m}$



Binary sensor case:  
MIMOSA 26, pitch 18.4  $\mu\text{m}$


# EUDET telescope

- Beam telescope of the FP6 project EUDET
  - ✧ 2 arms of 3 planes (plus 1-2 high resolution planes)
  - ✧ MIMOSA-26 thinned to  $50 \mu m$
  - ✧  $\sigma_{extrapol.} \sim 1-2 \mu m$  EVEN with  $e^-$  (3 GeV, DESY)
  - ✧ frame read-out frequency  $O(10^4)$  Hz
  - ✧ running since '07 (demonstrator: analog outputs)  
at CERN-SPS & DESY (numerous users)



# From low to High resistivity

- High resistivity  $\Rightarrow$  larger depleted region  $\Rightarrow$  enhance S/N




past



present



**Industrial availability of high resistivity substrate (epi) in a standard CMOS process**



**Fast and more efficient charge collection  
 $\rightarrow$  should be radiation tolerant**


# SERWIETE *SE*nsor *R*aw *W*rapped *I*n an *E*xtra-*T*hin *E*nveloppe (HP2, EU-FP7)

## Goals :


- to achieve a sensor assembly mounted on flex and wrapped in polymerised film with **<0.15 % X<sub>0</sub>** for 1 unsupported layer (sensors – flex cable – film)
- to evaluate the possibility of mounting supportless ladder on cylindrical surface like beam pipe (used as mechanical support).  
Proof of principle expected in 2012

## Working program :


- prototype Nr. 1 (2010) made of 1 analog sensor :  
MIMOSA-18 (analog output, ~4 ms @16MHz)
- prototype Nr. 2 (2011) made of 3 digital sensors :  
MIMOSA-26 (binary output, ~100 μs @80MHz)



Fully functional microprocessor chip in flexib plastic envelope. Courtesy of Piet De Moo  
**IMEC company, Belgiur**



*prototype Nr. 1 : April 2010*



*prototype Nr. 2 : summer 2011*


## Context of development :

- Collaboration with IK-Frankfurt and GSI/Darmstadt (CBM coll.) within HP2 project (WP26)
- Synergy with Vertex Detector R&D for CBM, ALICE (?) etc.

# Power dissipation and power pulsing (ILC example)

## Pulsing strategy

- x Activity period ~ 2 to 4 ms over the 200 ms train
  - ➔ Estimated duty cycle range: 1/50 to 1/100
- x For stability reasons, not all element switchable
  - ➔ Test started for the analog part
  - ➔ To be done for the digital circuitry



Assuming: 0.18μm techno. & 1.8 V voltage & continuous operation		sensor			2-sided ladder			whole detector		
		switch.	not-swi.	total	switch.	not-swi.	total	switch.	not-swi.	total
inner layer	power (W)	1,575	0,025	1,6	18,9	0,3	19,2	688 W	12 W	700 W
	current (A)	0,875	0,014	0,89	10,5	0,17	10,67			
outer Layers	power (W)	0,490	0,010	0,5	5,88	0,12	6	382 A	7 A	390 A
	current (A)	0,272	0,006	0,28	3,27	0,07	3,33			

Average power (integrating pulsing) 20 to 30 W

→ Air cooling probably good enough

# Elongated pixels and large pitch

## • Large pitch : Motivations

- \* trackers require  $\sigma_{sp} \gtrsim 10 \mu m$
- \* calorimeters require  $O(100 \times 100) \mu m^2$  cells
- ⇒ minimise number of pixels for the sake of power dissipation, integration time and data flow

## • Large pitch : Limitations


- \* DANGER: increasing distance inbetween neighbouring diodes
- ⇒ particles traversing sensor "far" from sensing diodes may not be detected because of  $e^-$  recombination
- \* "fragile" detection efficiency, exposed to losses due to irradiation, high temperature operation & slow read-out

## • Elongated pixels : Test results

- \* elongated pixels allow minimising the drawbacks of large pitch
- \* concept evaluated with MIMOSA-22AHR prototype, composed of a sub-array with  $18.4 \times 73.6 \mu m^2$  pixels
- \* m.i.p. detection performances assessed at CERN-SPS ( $T \sim 15^\circ C$ )
  - o  $\epsilon_{det} \sim 99.8 \%$
  - o  $\sigma_{sp} \sim 5-6 \mu m$  (binary charge encoding)

## • Square pixels : prototype under fabrication

- \* MIMOSA-29 being fabricated on high-res epitaxy
- \* pixels of  $\leq 80 \times 80 \mu m^2$



# Ultimate

- Process Austria Micro System AMS-C35B4/OPTO uses 4 metal- and 2 poly-layers.
- The thickness of the epitaxial layer stretches out up to 15  $\mu\text{m}$  in Hi-Resistivity substrate (400 Ohm.cm)
- Full reticle 960 x 928 pixel matrix
  - Longer integration time  $\sim 200 \mu\text{s}$
- size of the chip of 20.22 mm x 22.71 mm
- Temperature 30-35  $^{\circ}\text{C}$
- Power consumption  $\sim 100 \text{ mW}/\text{cm}^2$
- Space resolution  $< 10 \mu\text{m}$
- 150 kRad / yr & few  $10^{12} \text{ Neq}/\text{cm}^2 / \text{yr}$


Luminosity =  $8 \times 10^{27} / \text{cm}^2 / \text{s}$  at  
RHIC\_II

*$\sim 200\text{-}300$  (600) hits / sensor ( $\sim 4 \text{ cm}^2$ ) in the integration time window*

*Shot integration time  $\sim < 200 \mu\text{s}$*



# Future techniques: stitching (“one die per wafer”)



**Maximum length of monolithic ladder (8" wafer): 10 –15 cm**


# ULTIMATE Design & Optimisation (1)

## ■ **Reduction of power dissipation:**

- ↪ Power supply voltage reduced from 3.3 to 3 V
  - ↪ Optimisation of pixel pitch v.s. non ionising radiation tolerance
    - Larger pitch: 18.4  $\mu\text{m}$   $\rightarrow$  20.7  $\mu\text{m}$ 
      - Shorter integration time: 185.6  $\mu\text{s}$
    - $\rightarrow$  Validated by a small prototype
  - ↪ Optimisation of power consumption of some blocks
- $\rightarrow$  Estimated power consumption  **$\sim 130$  mW/cm<sup>2</sup>**

## ■ **Pixel improvement: charge collection, radiation tolerance**

- ↪ High resistivity EPI substrate & radiation tolerance design
  - Lab test with <sup>55</sup>Fe at 35 °C and integration time imposed by the STAR requirements shows:
    - Conversion gain is improved by a factor of two
    - ENC  $>\sim 10$  e<sup>-</sup> before irradiation
    - ENC  $>\sim 13$  e<sup>-</sup> after irradiation with 150 kRad
    - ENC  $>\sim 16$  e<sup>-</sup> after irradiation with  $3 \times 10^{12}$  Neq/cm<sup>2</sup>
    - SNR up to 30 after irradiation
    - SNR  $\sim 30$  for standard resistivity EPI before irradiation
  - Beam test measurements are in progress
    - Preliminary results show further performance improvements




# MIMOSA26 with high resistivity EPI layer (2)

## ■ Beam test at CERN SPS (120 GeV pions)


### ↳ Test conditions:

- 50 MHz to emulate the longer integration time in ULTIMATE
- 35 °C temperature!

Efficiency vs Fake hit rate



Efficiency vs Threshold



resolution < 5um