

TNT2-like digital electronics processing for Phoswich detectors

M. Rousseau for IPHC group:

R. Baumann, C. Bonnin, L. Charles, M. Chambit, A. Chietera, O. Dorvaux, C. Finck, D. Juliani, C. Mathieu, P. Medina, P. Peaupardin, M. Richer







DT5 Card Development





DT5 Card Development



Now:

- Production of 2 prototype cards (around 4k€ /card)
- Dvpt of the User Control software (partially based on TUC for TNT2)

Under development:

- Oscilloscope mode with 2 channels at 250 MHz or 1 channel at 500 MHz
- Energy mode at 250 MHz, next step at 500 MHz
- Analogue CFD & TFA, TDC implemented in the FPGA (60 ps LSB)

DIGITAL QDC C Institut Hubert CURIEN STRASBOURG Measurement principle: Digitalisation and integration of the output signal in different gates CsI(Na) Otot (3380 ns) CsI(Na) 600 LaBr3 20 Otot Ofast (120 ns) 225 LaBr3 200 150 Ototal (3500 ns) Ofast (120 ns) Oslow (3380 ns) Ofast Paris Workshop 2011 January 12-14, Strasbourg

DIGITAL QDC



Electronics Card used :

• TNT2 Card at 100 MHz, with implementation of integration in TUC

• TNT2 Card at **400 MHz**, with implementation of the convolution and integration in the TUC

• V1751 Digitizer Card From CAEN 1GHz.



Obtained Results:





Cs+Co sources with R6236 hamamatsu PMT

100 MHz sampling is not enough to obtain good energy resolution

IPHC Institut Pluridisciplinaire Hubert CURIEN STRAYOURG

Is a Classical (With Jordanov shaping) TNT2 Card could be used?

TNT2 Card:





- A- "Theoretical" calculation
- 1- The PMT output signal is simulate by the function:

$$V(t) = A \frac{63}{N_1} \underbrace{\left(1 - e^{-t/\tau_1}\right)}_{\text{LaBr3 formation}} \underbrace{e^{-t/\tau_2}}_{\text{LaBr3 decay}} + (1 - A) \frac{38}{N_2} (1 - e^{-t/\tau_3}) e^{-t/\tau_4}$$

2- we calculated the response after a Charge Preamplifier







3- Creation of the Trapeze by Jordanov shaping TNT2 DAQ System TUC











Classical (With Jordanov shaping) TNT2 Card should work



B- "semi-Theoretical" results

Used of digitized signal (V1751) recorded at the R7723 PMT anode during ${}^{27}Al$ (p, γ) experiment performed at Strasbourg instead of mathematical signal as input







Resolution obtained:

- 3.2% at 1779 keV and 0.98 % at 10.25 MeV for LaBr branch

- 5.1% at 1779 keV and 1.1 % at 10.25 MeV for NaI branch

Next to do: PMT-Preamplifier coupling and a better tune of trapeze parameters.

A possible "design" of PARIS electronic Card

Summary:

• Digital electronics is necessary for PARIS (almost in the Phoswich Case):

Discrimination (PSA) between 2 shells Dead Time

- QDC processing, need more than 100 MHz sampling card (dvpt of new card). More expensive but more challenging, what about dead time?
- Jordanov processing, should work with "standard" 100 MHz sampling card. Need more work on the analogue part (PMT-Preamplifier coupling) and a better understanding of trapeze parameters.
- What about dynamic problem, how to measure gammas from 40 keV to few ten of MeV? In the Strasbourg ²⁷Al(p,γ) experiment we measured 10 MeV gammas but with a very high threshold...

Obtained result on timing with DT5

FWHM = [200ps-300ps]

But "infinite" range

- ✓ Accuracy errors :
 - Measure made in TTL (rise time 30 ns) and not in NIM Level (150ps)
 - Clock Jitter
 - Skew (on clock signal for each cell)
 - •Propagation time for each cell not really similar
- Paris Workshop 2011 January 12-14, Strasbourg

Institut Pluridisciplinaire Hubert CURIEN

TDC by Interpolation

>t1,t2 : fine times to estimate

How to estimate the fine time t1 (idem for t2)?

•Compute the number of cells which covers one CLK period => Nref1 cells

•Compute the number of cells between the rising edge of the input IN1 and the following rising edge of the CLK => N1

•t1 = (N1 / Nref1) x Tclk

■<u>NB :</u>

Cells chain used into the FPGA : carry chain (faster chain)

➢ Propagation time for each cell is considered as constant. Its value depends on the model of FPGA (see Datasheet)

•Virtex 2Pro (Speed -1) : ~50ps

•Virtex 5 (Speed -3) : ~30ps

Implementation of the cells chain into the VIRTEX 5 LX50 – DT5 Card

✓ Propagation time for a cell for this VIRTEX model : ~30ps (bin resolution)

✓ Fastidious Work : Not VHDL coding but Place & Route made manually (on one column) to avoid hazardous placement by the synthesizer

✓ Maximum cells available into one column : 240

✓CLK frequency used : 250MHz (Tclk=4000ps)

>Minimum cells number to cover one period : $4000/30 \sim 140$

Implementation of the cells chain into the VIRTEX 5 LX50 – DT5 Card

Inside a slice : 2 cells available

2 slices connected via carry chain

