

An R&T on time resolved pixel detector with BiCMOS (SiGe) technology

Mathieu PERRIN-TERRIN

Aix Marseille Univ, CNRS/IN2P3, CPPM, Marseille, France.




Outline

- **nuSCOPE** project and the need for **4D Tracking**
- **Other applications** of 4D Tracking
- Existing 4D Tracking **technologies**
- **BiCMOS** time resolved pixels
- Discussion on **R&T**


Neutrino Tagging

- Neutrinos studies rely on the reconstruction of neutrino interactions which are complex processes
- Neutrino interaction will be the dominant source of uncertainty at DUNE and HyperK
- Improving our knowledge on them is a major challenge




Neutrino Tagging

- Neutrinos studies rely on the reconstruction of neutrino interactions which are complex processes
- At accelerators, neutrino interaction is only one side of the picture.
The other side is the neutrino production, which is a simple well controlled process




Neutrino Tagging

- Neutrinos studies rely on the reconstruction of neutrino interactions which are complex processes
- At accelerators, neutrino interaction is only one side of the picture.
The other side is the neutrino production, which is a simple well controlled process




- **Neutrino Tagging:** a proposal by Pontecorvo to **link the two processes** [Lett. Nuovo Cim., 25:257--259, 1979.](#)
→ a neutrino is the two sides of a same coin
- A simple and elegant idea but very **challenging** experimentally:
beam particle rate is tremendously high (10^{10-11} π/s)




nuSCOPE: a full scale tagged neutrino experiment

- nuSCOPE is a project for a short baseline neutrino experiment at CERN to implement the neutrino tagging



They key technology: high rate time resolved pixels



Specifications [units]	Beam Spectro.	Muon Spectro.	LHCb-VELO (2028)	NA62-GTK (since 2014)
Peak Dose [Mrad]	700	60	$> 10^3$	16
Peak Fluence [$1\text{MeVn}_{\text{eq}}/\text{cm}^2$]	1×10^{16}	6×10^{14}	5×10^{16}	4.5×10^{14}
Peak Rate [MHz/mm²]	20	0.6	10 – 100	2
Time Resolution [ps]	< 40	< 100	< 50	< 130
Pixel Pitch [μm]	300		45	300
Material Budget [X_0]	$< 1\%$		0.8%	0.5%

• Beam Spectrometer

- Time reso & rate beyond state of the art (NA62) by factor 10
- Aligned with **LHCb** upgrade and other R&Ds


• Muon Spectrometer

- Time reso and material budget challenging on such **large scale**

Applications with similar specs. – HL-LHC


4D Tracking at HL-LHC (ATLAS and CMS)

- primary vertices are overlapping in space...
- .. but can be resolved with time
- luminous region is about 180ps
- 30 ps allows pileup reduction by 6





BTL: LYSO bars + SiPM readout:

- TK / ECAL interface: $|\eta| < 1.45$
- Inner radius: 1148 mm (40 mm thick)
- Length: ± 2.6 m along z
- Surface ~ 38 m²; 332k channels
- Fluence at 4 ab⁻¹: 2×10^{14} n_{eq}/cm²





ETL: Si with internal gain (LGAD):


- On the CE nose: $1.6 < |\eta| < 3.0$
- Radius: $315 < R < 1200$ mm
- Position in z: ± 3.0 m (45 mm thick)
- Surface ~ 14 m²; ~ 8.5 M channels
- Fluence at 4 ab⁻¹: up to 2×10^{15} n_{eq}/cm²





Applications with similar specs. – Future Colliders



HL-LHC: (2035)
4D tracker inner system replacement



FCCee/ILC: (2040)
Timing layers for flavor tagging, particle ID, and LLP searches



10 TeV muon and hadron colliders (2050+)
Full 4D tracker for BIB rejection (muC) and pileup suppression (FCC-hh) at extremely high radiation environments

See: LHCb Velo Upgrade 2
ICHEP Talk

Credits: Ariel Schwartzman

Specifications for Future Colliders

- Sensors and electronics capable of reaching 30-50ps time resolution per track under a high radiation environment (10^{16} n_{eq}/cm^2) and ~ 10 MGy
- Small pitch: $\sim 50\mu m^2$, high occupancy
- Low power to minimize additional material
- Data transmission for ToA and ToT and bandwidth requirements
 - TDC range $\rightarrow$ power
 - on-chip data reduction schemes?
 - provide single time for clusters
 - 4D clustering
 - ...

Applications with similar specs. – Medicine

- **Real-time beam monitoring and dosimetry**


- Count and localise particles bunch-by-bunch;
detect beam motion and intensity changes in real time.

- **Proton/ion radiography and CT**

- Track particles before & after the patient
Precise timing (<100ps) enables proton association
and residual energy measurement with TOF

- **Range / in-vivo verification**

- Time-tag prompt secondaries / PET products and correlate
them with the incident particle to constrain where dose is deposited.
- 100 ps demonstrated at reduced intensity;
- 10 ps: could potentially extend proton tagging
toward clinical intensities (~100 MHz/mm² peak).



Existing Technologies

Technology	Key projects	Gain	Typical pitch	Timing [ps]	Radiation tolerance [n_{eq}/cm^2]	Thickness [μm]	Cost	Maturity
LGAD	UFSD, HGTD, ETL	Yes	~1 mm →50 μm with TI	20–30	10^{15}	sensor >50 asic >100	\$\$\$	very mature, used in experiments
3D trench	TimeSPOT LHCb U2	No	55 μm not larger (timing)	~10–30 external readout	$>10^{16}$	sensor >150 asic >100	\$\$\$\$	small sensors ASIC in R&D
HV-CMOS / DMAPS	CACTUS	No	~0.5–1 mm smaller possible	~50–100 external TDC	10^{15}	>150	\$	small ASIC with limited digital circuitry
Fast SiGe BiCMOS monolithic	MONOLITH	No	~100 μm smaller possible	~20–40 external TDC	10^{16}	>50	\$\$	full scale ASIC for FASER preshower (100ps)
SiGe Monolithic avalanche	PicoAD	Yes	~100 μm smaller possible	~15–25 external TDC	R&D	>50	\$\$	small ASIC with limited digital circuitry

not exhaustive



Existing Technologies

Technology	Key					Thickness [μm]	Cost	Maturity
LGAD						sensor >50 asic >100	\$\$\$	very mature, used in experiments
3D trench						sensor >150 asic >100	\$\$\$\$	small sensors ASIC in R&D
HV-CMOS / DMAPS	CA			external TDC	10^{15}	>150	\$	small ASIC with limited digital circuitry
Fast SiGe BiCMOS monolithic	MONOLITH	No	~100 μm smaller possible	external TDC	10^{16}	>50	\$\$	full scale ASIC for FASER preshower (100ps)
SiGe Monolithic avalanche	PicoAD	Yes	~100 μm smaller possible	external TDC	R&D	>50	\$\$	small ASIC with limited digital circuitry


Very promising solution:
- excellent time resolution
- excellent material budget (monolithic)
- pixel pitch compatible with tracking applications
- high radiation hardness
- high band width
- cheap
Match the specs of both nuSCOPE spectrometers and of many longer term applications (FCC)

Status of MONOLITH

- ASIC produced using **wafers** with 50 μm thick epilayer (350 Ωcm)
- ASICS **contains**:
 - **144 hexagonal pixels of 65 μm side** (i.e. pitch of 100 μm)
 - including **4 analog pixels**, with electronics outside the pixel (preamp connected to analog driver with differential output)
- **Time resolution** measured on analog pixels connected to **fast scope** in a **beam test** with 120 GeV/c pions
- Time resolution **as good as 20ps** (after TW correction)
- Little dependence on hit position



hexagonal pixels with $\approx 100\mu\text{m}$ p






Performance after irradiation (1)

- **Same devices** were tested in **irradiation**

- **70MeV** proton up to 10^{16} n_{eq}/cm² at CYRIC in Japan (1.5μA)
- chips **powered** during irradiation
- chips kept **cold** (-35°C) after irradiation

- **Time resolution measurement**


- power density fixed at 0.9 W/cm²
- measured with ⁹⁰Sr as the **average time jitter** at the **most probable signal amplitude**
- signal time jitter defined as with σ_v the voltage noise



Performance after irradiation (2)

- **Same devices** were tested in **irradiation**
 - **70 MeV** proton up to **10^{16} n_{eq}/cm²** at CYRIC in Japan (1.5μA)
 - chips **powered** during irradiation
 - chips kept **cold** (-35°C) after irradiation
- **Time resolution measurement**
 - power density fixed at 0.9 W/cm²
 - Temperature -10°C
 - measured with ⁹⁰Sr as the **average time jitter** at the **most probable signal amplitude**
 - signal time jitter defined as $\frac{\sigma_V}{dV/dt}$ with σ_V the voltage noise



Time resolution of 40 ps after 10^{16} n_{eq}/cm²



Performance after irradiation (3)

- Results have been confirmed in a test beam at SPS (120 GeV/c pion)


T. Moretti et al 2024 JINST 19 P07036



MONOLITH v3


More info at [TWEPP 22](#) and [FEE 26](#)

- A 3rd version of the desmonstrator ASIC was produced
 - with 50 μm pitch pixel
 - pre-amp + discriminator inside the pixel
 - not much documentation on these results




FASER Chip

- Pre-shower application (time resolution $< 300\text{ps}$ and **low rate**)
 - time resolution $< 300\text{ps}$
- A **full reticle chip** ($1.5 \times 2.2\text{cm}^2$)
 - Active region divided in 8 super-pixels of 16×16 pixels
 - Digital column ($40\mu\text{m}$) in the middle with readout logic



Results on asic prototype
[\[LHCC-P-023\]](#)



R&T Main Goal / Practical Aspect for Submission

Main goal: Bridge the gap between the current MONOLITH chips and a full scale ASIC for high intensity tracking application

Submission Timeline

- **Phase1** Pour la phase 1 (du 6 juillet au **30 septembre 2026**), la lettre d'intention attendue est un document d'environ 2 pages explicitant :
 - Un court descriptif du projet
 - Les motivations incluant le ou les verrous technologiques à lever avec une estimation des TRL avant/après
 - Le déroulement méthodique du projet (phases et résultats attendus à décliner en jalons et livrables)
 - Quelques éléments d'organisation (membres confirmés ou en cours, découpage en lots de tâches, plan de financement et des principales dépenses...)
- **Phase2**
 - Detailed project: <https://atrium.in2p3.fr/nuxeo/site/doc/54756d13-7db8-4a4d-8d54-d098bc22308b>
 - **Submission** from Oct 7th to **Nov. 6th 2026**, **Final decision** on Nov. 30th
- Funding available early 2027
- **Today:** -Identify interested persons
-Define Content and Work Packages
-Find date for a follow-up meeting (next week) to converge on the Letter of Interest

Proposal for an R&T at IN2P3

Goal: Bridge the gap between the current MONOLITH chips and a full scale ASIC for high intensity tracking application

R&T (3-4y) could include:

- **Test after irradiation of existing chips** (from Geneva)
- **First Submission and tests** of key circuits (6.2 kEurs/mm², 6 months)

- Pixel matrix
- Power
- Monitoring
- Analog (Discriminator, Amplifier, TDC)
- Pixel Digital Part (Triggerless readout)
- EoC Digital Part (Clock distribution, Serialiser)

- Possibly **second submission and tests**

- demonstrator of a full scale ASIC 2x2mm (2x2mm² so ~25kEur)
- with corrections based on previous tests

Europractice Calendar

IHP MPW	Jan	Feb	Mar	Apr	May	Jun	Jul	Aug	Sep	Oct	Nov	Dec
IHP SG13S SiGe:C Bipolar/Analog, Ft/Fmax= 250/340GHz, 7M/MIM, optional with TSV					5		27				6	