





ILD concept detector



Orienté "particle flow" Détecteurs à l'intérieur du solénoide



« Imaging calorimetry » 10000 voies / dm³







ECAL detector slab



Slightly relaxed mechanical constraints : ILD + 0.4 mm



«end» PCB

Chip embedded

CALICE/EUDEI

Short sample

CALOR08 Pavia 25 may 08 VLSI IN2P3, Orsay, 22/06/10, RC A long SLAB and a tower made up of short SLABs (30 layers)

A.S.U.



Detector design

Sandwich made up of tungsten

Composite carbon fibre structure

PCB and silicon. Slide into a

EUDET design



4





Sensor Design

P++ implants (pixels)

- The simplest design to control the cost
 - Few thousands of m² needed for ILD
 - Minimize the number of steps of the processing procedure
 - Guard rings = same as pixels
 - Glued on PCB : Floating GR
- Drawbacks : lack of optimization
 - Large dead zone at the edges: efficiency loss
 - Crosstalk between GR & pixels (Square Events)
- But...cost is still too high
 - 70 keur (including NRE) for 40 pcs of this hamamatsu prototype = 22 € / cm2 (14 w/o NRE)
 - Cost limit for feasibility of ILD : ~3 € /cm²





9x9 cm², 324 pixels





2 défauts





Zone "morte" à la périphérie : -20% d'efficacité de détection

Peut être compensé off-line

Evénements carrés : diaphonie guard-rings – pixels périphériques

A minimiser par un facteur 50 à 100





Segmented guard ring

• Should avoid the signal propagation along the border of the wafer

- Prototype wafers have been manufactured (LLR made layout)
 - OnSemi/Institute of Physics (Prague), Cz
 - BhaBha Atomic Research Centre, India
 - Tests are ongoing











Modélisation

Analitic model response and measurments

10



Additional electrical simulations (SPICE) including the pixel to pixel crosstalk





VLSI IN2P3, Orsay, 22/06/10, RC





Mesures











R&D on segmented guard rings



Total crosstalk vs pixel number

Sum of GRs contribution Xtalk lowered by a factor 50 (with 3 mm segments (measurements made at LPC)

VLSI IN2P3, Orsay, 22/06/10, RC



Conclusion

Collaboration LLR-LPC-BARC-ONSemi

Résultats très dépendants de la techno. Difficulté d'accès aux paramètres

Utilisation d'outils variés

CAO, TCAD, Physique, Calcul numérique Couplage CAO-TCAD (silvaco) à étudier

Si-W ECAL (LAL, LLR, LPSC)

Prototype technologique en préparation (chips ROC, FEVx) ILC / CLIC ALICE et PHENIX

DAQ

Ethernet de 10M à 1G (FPGA) TFC, SC, DAQ sur le meme lien

