


- **LHC – 14 TeV pp collider at CERN start summer 2008**
- **Gradual increase of luminosity up to $L = 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$ in 2008-2011**
- **SLHC - major increase of luminosity up to $L = 10^{35} \text{ cm}^{-2} \text{ s}^{-1}$ in 2016-2017**
- **How can 3D electronics technology help us to challenge the physics at LHC ?**

Expected feedback from 3D for SLHC


$10^{32} \text{cm}^{-2} \text{s}^{-1}$



LHC/2008...

LHC basse luminosité,
premières années

$10^{34} \text{cm}^{-2} \text{s}^{-1}$




LHC haute luminosité


SLHC

$H \rightarrow ZZ \rightarrow \mu\mu ee + \text{minbias evts}$

$10^{33} \text{cm}^{-2} \text{s}^{-1}$





$10^{35} \text{cm}^{-2} \text{s}^{-1}$



Expected feedback from 3D for SLHC

Pixel Vertex Detector



- **ATLAS – 80 millions pixels $50 \times 400 \mu\text{m}$**
- **CMS - 66 millions pixels $100 \times 150 \mu\text{m}$**

Expected feedback from 3D for SLHC

Pileup

$\langle N_{\text{vrt}} \rangle$ - mean number of pileup vertices in $\pm 150 \mu\text{m}$ from primary vertex


Z_{vertex} resolution for current ID is $\leq 50 \mu\text{m}$

	$\sigma_{\text{IR}} = 5.6\text{cm}$ $N_{\text{int}} = 23$	$\sigma_{\text{IR}} = 2.1\text{cm}$ $N_{\text{int}} = 88$	$\sigma_{\text{IR}} = 2.1\text{cm}$ $N_{\text{int}} = 176$	$\sigma_{\text{IR}} = 3.5\text{cm}$ $N_{\text{int}} = 510$
$\langle N_{\text{vrt}} \rangle$ at $Z=0\text{mm}$	0.05	0.49	0.99	1.71
$Z=20\text{mm}$	0.05	0.31	0.63	1.48


- LHC $L = 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$ pixel occupancy $0.4 \cdot 10^{-3}$
- SLHC $L = 10^{35} \text{ cm}^{-2} \text{ s}^{-1}$ with 50 ns bunch pixel occupancy $6.0 \cdot 10^{-3}$
- Wrong selection of primary vertex, admixture of pileup into jets
- Standard pile-up decrease b-tagging performance by $\sim 20\%$
- Decrease of the pixel pitch size from $400 \mu\text{m}$ to $200 \mu\text{m}$ compensate b-tagging by $\sim 20\%$

Expected feedback from 3D for SLHC



ATLAS Pixel Front End size





FE-I3 CMOS 250 nm



FE-I4 CMOS 130 nm




FE-I4-3D-2 CMOS 130 nm 2 layers



FE-I4-3D-3 CMOS 130 nm 3 layers

Expected feedback from 3D for SLHC


Material budget



$$\underline{R_{b1}} = 37.0\text{mm} \quad 1.2 \% X_0$$

$$\underline{R_1} = 88.5\text{mm} \quad 2.3 \% X_0$$



$$\underline{R_2} = 122.5\text{mm}$$



Expected feedback from 3D for SLHC

Importance of low mass


- Decrease of the material in b-layer by 0.6% X0 improves b-tagging by 20%
- Many small gains to be investigated with 3D electronics solutions:
- Reduce power consumption->reduce cooling->reduce material
- Reduce overlaps: put end of column buffers on 3D tier-3
- Replace flex-hybrid and module controller by 3D tier-3
- Reduce power cables by DC-DC converters, serial powering. Could 3D help ?
- Reduce usage of W and Cu: $1\mu\text{m W} = 4\mu\text{m Cu/Sn} = 26\mu\text{m Si/Al}$



Expected feedback from 3D for SLHC

Efficiency

- Loss of 3% of b-layer efficiency deteriorate b-tagging by 20%
- R&D on yield of 3D interconnections needed
- Stability of interconnections with multiple thermal cycling ± 30 degrees ?
- Radiation resistance up to 400 Mrad , ageing, corrosions ?
- Chip size and yields (wafer to wafer versus dice to wafer)



FE-I3, 2880 ch. ,
active 7.2 mm x 8.0 mm

FE-I4, 20480 ch. ,
active 16 mm x 17.5 mm


-
- **Reduce significantly the cost by replacing bump-bonding ?**
 - **Keep compatibility with different sensor options: planar Si, 3D silicon, diamond ?**
 - **Increase SEU tolerance by implementing triple registers in extra space with many Tiers**
 - **Potentiality for track trigger option: local clustering, increased latency, fast readout etc**

-
- **CMS: interest for Fermilab 3D electronics R&D (see talk Ray Yarema)**
 - **ATLAS: Bonn-Dortmund-Oslo-Interon-MPI_Munich proposal for RD on 3D integration of sensors and electronics and on thin pixel sensors**
 - **ATLAS: interest in Marseille-Orsay-Paris for the R&D on the 3D version of the FE-I4 pixel chip with 130 nm CMOS technology.**

Expected feedback from 3D for SLHC

ATLAS R&D on 3D and thin Si

- Munich prototype module expected in 2009
- Thinned ATLAS FE-I3 chip bonded with SLID to thin 75 μm Si sensor
- Via through FE-I3 for wire-bond pad



- **3D electronics offers the reduction of the pixel size needed at SLHC**
- **Feedback on the material reduction from 3D electronics should be investigated**
- **RD's for technology choice (SLID, Via (first/last) etc) are needed**
- **Qualifications for efficiency, yields, thermo cycling, radiation are needed**
- **Investigate if 3D interconnections could be less expensive than bump-bonding for interconnections with different kind of sensors**
- **More unexpected benefits of 3D electronics for SLHC are quite probable**


Expected feedback from 3D for SLHC

Spares





Efficiency of b-jet tagging ϵ_b

Rejection of light jets (udscg) $R_j = 1./\epsilon_i$



Expected feedback from 3D for SLHC

Impact parameters



Transverse (2D)




3DMethod



Longitudinal (+1D)


To reduce thickness of new layer:

- Old b-layer $R=5.05$ cm 2.2 % X_0
- New b-layer $R=3.7$ cm 1.2 % X_0



Expected feedback from 3D for SLHC

Layout



Geant simulation of
3GeV pion
in new pixel layout

4 hits in pixel det.