

Wafer Level and 3D System Integration

Oswin Ehrmann

**Fraunhofer Institut for
Reliability and Microintegration
IZM**

**D-13355 Berlin Germany
Gustav-Meyer-Allee 25**



Technische Universität Berlin
Research Center of
Microperipheric Technologies



Fraunhofer Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

Outline

- **Introduction**
- **Experience in Packaging of Pixel Detectors**
- **Future Options and Requirements:**
 - **Thin Silicon**
 - **Thin Chip Integration**
 - **3D Integration**





Technische Universität Berlin

Forschungsschwerpunkt
Technologien der Mikroperipherik



Fraunhofer Institut
Zuverlässigkeit u
Mikrointegratio



Technische Universität Berlin
Research Center of
Microperipheric Technologies



Fraunhofer Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

Joseph von Fraunhofer (1787 - 1826)



Researcher


discovery of "Fraunhofer Lines"
in the sun's spectrum

Inventor

new methods of lens processing

Entrepreneur

head of royal glass factory



Fraunhofer in profile

59
institutes



12500
employees
(full-time
equivalence)



1000 million Euro
budget



Materials and components

Production technology

Information and communication

Microelectronics and microsystems

Sensor systems, testing technologies

Process engineering

Energy, construction, environment, health

Technical and economic studies

Fraunhofer Institut for Reliability and Microintegration IZM



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration



Technische Universität Berlin
Research Center of
Microperipheric Technologies



250 Scientists and Engineers (+100 Students)/ Cleanroom 800 m²

Applied Research and Development of Advanced Packaging Solutions for Microelectronics

Branch Labs and Centers in Chemnitz, Teltow, Paderborn, Oberpfaffenhofen and Munich

Worldwide Technology Transfer and Consulting Services




Technische Universität Berlin
Research Center of
Microperipheric Technologies




Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

ATLAS Detektor Large Hadron Collider (CERN)



Length: 50 m
Diameter: 25 m
Weight: 7000 t



Technische Universität Berlin
Research Center of
Microperipheric Technologies



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration


Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de




- **Thin-Film-Multichipmodul**
- **Size 22 x 64 mm²**
- **Silicon Sensor**
- **16 Readout ICs (KGD)**
- **46 080 IO-Bumps pitch 50 μm,
electroplated SnPb**



High Density ECD Bumping & Flip Chip IBM 0.25 μm rad tolerant design



Thinning of bumped wafers:



ATLAS FE-13 CMOS IC

08 Readout Chipwafer

200 mm Si-Wafer, CMOS 0.25 μ Technology

288 tested Chips per Wafer

Chip Size: 7,4 x 11 mm²




Electroplated I/O Bumps:

841 000 Bumps per Wafer, \varnothing 25 μ m

Plating Base: Ti:W/Cu

UBM: Cu

Solder: Sn60Pb40



Technische Universität Berlin
Research Center of
Microperipheric Technologies




Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

Bumped FE-I Chi


IBM 0.25 μm rad

tolerant design




20kV FhB/IZM


with 9 column pairs




x50 500 μm FE-I



x200 200 μm FE-I



1mm 20kV FhB/IZM 25mm E-I



x1000 30 μm FE-I




Technische Universität Berlin
Research Center of
Microperipheral Technologies



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

IC Technology Roadmap: Chip Interconnect Pitch



Source: ITRS



Technische Universität Berlin
Research Center of
Microperipheral Technologies



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de




ATLAS Si-Sensor Substrate Wafer

520 Processed Sensor Wafer:



- 100 mm Silicon Wafer
- Double side processed
- Thickness 250 μm
- 3 sensor tiles with 46080 pixel cells
50 x 400(600) μm^2

Electroplated Sensor Pixel Contacts :

- Pixelmetallization Al
- Plating Base Ti:W/Cu
- Pad 5 μm Cu + 1 μm Ni + Au





Bare Module Flip Chip Assembly



- **readout chips, sensor tiles:**
test, inspection, classification





Bare Module Flip Chip Assembly



- **readout chips, sensor tiles:**
test, inspection, classification
- **flux deposition**






Bare Module Flip Chip Assembly



- **readout chips, sensor tiles:**
test, inspection, classification
- **flux deposition**
- **pick and place:**
FC150 of SüssMicrotech,
Pick & Place Accuracy = 3µm









Bare Module Flip Chip Assembly



- **readout chips, sensor tiles:**
test, inspection, classification
- **flux deposition**
- **pick and place:**
FC150 of SüssMicrotech,
Pick & Place Accuracy = 3 μ m
- **reflow:**
at 250°C, reductive atmosphere









Bare Module Flip Chip Assembly



- **readout chips, sensor tiles:**
test, inspection, classification
- **flux deposition**
- **pick and place:**
FC150 of SüssMicrotech,
Pick & Place Accuracy = $3\mu\text{m}$
- **reflow:**
at 250°C , reductive atmosphere
- **inspection and measurements:**
x-ray inspection, electric module test



Bare Module Flip Chip Assembly




- **readout chips, sensor tiles:**
test, inspection, classification
- **flux deposition**
- **pick and place:**
FC150 of SüssMicrotech,
Pick & Place Accuracy = $3\mu\text{m}$
- **reflow:**
at 250°C , reductive atmosphere
- **inspection and measurements:**
x-ray inspection, electric module test
- **rework:**
single die exchange of misplaced die, t
many bridged bumps, die that failed
electrical test



Assembly of ATLAS Pixel Detector Modules

- 16 ROC Flip-Chip Bonded to the Sensor
- 46 080 electroplated SnPb IO-Bumps, Ø 25 µm, pitch 50 µm
- Assembly of 1139 ATLAS Modules
- Assembled Chips: ~ 19000 chips
- Module Yield incl. rework: 97 %
- Chip Rework Rate: 0.7 %



Chip Yield after Bumping:


20.720 processed Readout Chips

Class 1: perfect chips

Class 2: accepted defects
(< 4 defective bumps, small particle, ...)

Class 3: rejected chips
(> 4 defective bumps, scratches, residues, plating defects,...)


98% der Module mit <10 Bumpdefekten




- optical inspection: class 1
- optical inspection: class 2
- optical inspection: class 3
- electrical single chip test failed




ATLAS Pixel Detector at LHC at CERN




Bare Module 22 x 64 mm²



PIXEL Detector Ø 0.9





ATLAS Detector Ø 25m



Inner Detector Ø 2m



ATLAS Pixel Detector at LHC at CERN




Technische Universität Berlin
Research Center of
Microperipheral Technologies



Fraunhofer Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de



Technische Universität Berlin
Research Center of
Microperipheric Technologies



Fraunhofer Institut
Zuverlässigkeit und
Mikrointegration


Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

ATLAS Supplier Award

In recognition of excellent supplier performance

ATLAS Supplier Award for IZM

Supply of Modules for the ATLAS Pixel Detector



ATLAS Pixel Module



IZM bumps deposited at 50 µm pitch

The Fraunhofer-Institut für Zuverlässigkeit und Mikrointegration (IZM) of Berlin, Germany has supplied about 1300 modules for the ATLAS Pixel Detector. It is the first time that hybrid pixel modules have been produced in such a large number.

The modules, made of 16 front-end chips and one sensor tile, have 46080 channels each and constitute the building block of the ATLAS Pixel Detector. IZM produced the modules starting from wafers of rad-hard electronics and of sensors both supplied by other vendors. Bumps have been deposited on these wafers, the electronics chips and the sensor tiles have been singled out and then flip-chipped to obtain the module. The hybridization technique necessary to build the ATLAS Pixel Detector modules is at the edge of what industry can propose today in terms of contact density.

IZM optimized their proprietary bumping and flipping technique based on electroplating deposition of Pb/Sn and a self-alignment reflow cycle. This allowed to match the stringent specifications required by ATLAS (e.g. less than $3 \cdot 10^{-3}$ of non-working channels in each module). IZM worked closely with Bonn University both for the development of the technique and during the production phase. The quality of the modules was very good, exceeding significantly the contractual yield of 90%; the delivery was on schedule and within budget.

The ATLAS Collaboration greatly appreciates the efficient and pleasant cooperation and the excellent performance of IZM-Berlin, which contributed significantly to the success of ATLAS.

Geneva, June 2007



P. Jenni

Dr. Peter Jenni
ATLAS Spokesperson





M. Metzger

Dr. Maximilian Metzger
CERN Secretary-General

Detector Placquettes for CMS

1 x 1



2 x 3



1 x 3



Technische Universität Berlin
Research Center of
Microperipheric Technologies




Fraunhofer Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

GaAs X-ray Pixel Detector


Frontend Readout Chip

- MEDIPIX 256x256 IOs
- Pixel cell size 55 x 55 μm^2
- Chip size 14 x 14 mm^2
- SnAg Bumps $\varnothing 25 \mu\text{m}$, more than 6 000 000 bumps/wafer



GaAs Sensor Chip

- GaAs Detector 256x256 pixels
- Pixel size 55 x 55 μm^2
- Chip size 16 x 16 mm^2
- Electroplated Cu-Pad, height 5 μm



project partners: MPD, Fine Tech, FhG-IZFP, FhG-IZM
funded by: EFRE and the Free State of Saxony






Technische Universität Berlin
Research Center of
Microperipheral Technologies




Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de



Lead Free Bumping SnAg




Technische Universität Berlin
Research Center of
Microperipheral Technologies





Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

GaAs Hybrid Pixeldetector: X-Ray Test



Pixeldetector assembled on MEDPIX board
and tested at FhG-IZFP



x-ray images of a spring and a screw using the
202x202 pixel detector prototyp
(photography by FhG-IZFP)

project partners: MPD, Fine Tech, FhG-IZFP, FhG-IZM
funded by: EFRE and the Free State of Saxony



Technische Universität Berlin
Research Center of
Microperipheral Technologies



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

7 Chip-Module CPPM

Medipix Applications

Diamant Sensor Applications

Ultrasonic Sensor Applications



Future Requirements: Thin Silicon







Silicon becomes flexible when thickness is reduced down to less than $30\mu\text{m}$

- **bending radius 1mm / $1\mu\text{m}$ thickness**
- **fully flexible and ultra thin systems available**
- **best opportunities to proceed with FC and CSP technologies**
- **basis for 3D chip integration**



Future Requirements: Thin Silicon

Thinning of bumped wafers:



μm FE Chips
assembled



Technische Universität Berlin
Research Center of
Microperipheric Technologies



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Handling of thin Wafers

- Support Wafer
- Support Foils
- Mobile Electrostatic Carrier



Technische Universität Berlin
Research Center of
Microperipheric Technologies




Fraunhofer Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

Mobile Electrostatic Carrier Technology

high temperature removable
carrier technology
(up to 400°C)

etching, plasma-CVD,
photoresist, bumping and
under reflow processes for
wafer



Technische Universität Berlin
Research Center of
Microperipheric Technologies




Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Department: **Polytronic**
High Density Interconnect & Waferlevel Packaging
Dr. Bock
Phone: +49-(0)30-46403-123
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

Mobile Electrostatic Carrier Technology

high temperature removable
carrier technology
(up to 400°C)

plasma-CVD,
photoresist, bumping and
reflow processes for
wafer



Technische Universität Berlin
Research Center of
Microperipheral Technologies




Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Department: **Polytronic**
High Density Interconnect & Waferlevel Packaging
Dr. Bock
Phone: +49-(0)30-46403-123
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

Mobile Electrostatic Carrier Technology

high temperature removable
carrier technology
(up to 400°C)

plasma-CVD,
photoresist, bumping and
reflow processes for
wafer



Technische Universität Berlin
Research Center of
Microperipheric Technologies



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Department: **Polytronic**
High Density Interconnect & Waferlevel Packaging
Dr. Bock
Phone: +49-(0)30-46403-123
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

W/L Thin Chip Integration – Basic Characteristics

silicon on silicon


die thickness (embedded): 20µm- 50µm

add prepar of I/O pads (e.g.Cu)

dielectric: BCB

metallization: ep.Cu (5µm)

interlayer dielectric thickness: 5 µm



Layer configuration TCI:

dielectric

silicon

polymer dielectric

metal (RDL, passive #1)

polymer dielectric (pas)

metal (passive #2)

polymer dielectric

metal (UBM)

solder ball (leadfree)

Flip Chip

bumped thinned silicon

leadfree soldering



Technische Universität Berlin
Research Center of
Microperipheral Technologies



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

W/L Thin Chip Integration – Basic Characteristics

silicon on silicon



die thickness (embedded): 20µm- 50µm

add prepar of I/O pads (e.g.Cu)

dielectric: BCB

metallization: ep.Cu (5µm)

interlayer dielectric thickness: 5 µm



Layer configuration TCI:

dielectric

silicon

polymer dielectric

metal (RDL, passive #1)

polymer dielectric (pas)

metal (passive #2)

polymer dielectric

metal (UBM)

solder ball (leadfree)

Flip Chip

bumped thinned silicon

leadfree soldering



Technische Universität Berlin
Research Center of
Microperipheral Technologies



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

TCl - Processflow



Technische Universität Berlin
Research Center of
Microperipheric Technologies



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

TCl - Processflow



TCl - Processflow



Technische Universität Berlin
Research Center of
Microperipheric Technologies



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

TCl - Processflow




Technische Universität Berlin
Research Center of
Microperipheric Technologies



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

TCl - Processflow



Technische Universität Berlin
Research Center of
Microperipheric Technologies



Fraunhofer Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

TCl - Processflow




Technische Universität Berlin
Research Center of
Microperipheric Technologies



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

TCl - Processflow




Technische Universität Berlin
Research Center of
Microperipheric Technologies



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

TCl - Processflow




Technische Universität Berlin
Research Center of
Microperipheric Technologies



Fraunhofer Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

TCl - Processflow




Technische Universität Berlin
Research Center of
Microperipheric Technologies



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

TCl - Processflow




Technische Universität Berlin
Research Center of
Microperipheric Technologies



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

TCl - Processflow




Technische Universität Berlin
Research Center of
Microperipheric Technologies



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

TCl - Processflow




Technische Universität Berlin
Research Center of
Microperipheric Technologies



Fraunhofer Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

TCl - Processflow




Technische Universität Berlin
Research Center of
Microperipheric Technologies



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

TCl - Processflow




Technische Universität Berlin
Research Center of
Microperipheric Technologies




Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

TCl - Processflow



TCl - Processflow




Technische Universität Berlin
Research Center of
Microperipheric Technologies



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

TCl - Processflow






Technische Universität Berlin
Research Center of
Microperipheric Technologies



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

Thin Chip Integration on Wafer Level






Technische Universität Berlin
Research Center of
Microperipheral Technologies



Fraunhofer Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

Thin Chip Integration on Wafer Level




thin chips [40 μm]
embedded into redistribution BCB/Cu




Cu / Polyimid Technology


Coils



Capacitors





Resistors



de
nation

Side
nation



$L = 1 \text{ nH} - 80 \text{ nH}$

$C = 0.3 \text{ pF} - 4.5 \text{ pF}$

$R = 100 \text{ W} - 125 \text{ kW}$





Technische Universität Berlin
Research Center of
Microperipheral Technologies




Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

Stacked flex layers with vertical solder joints




Flex-stack - 6 layer



... polyimide layers with a 2-layered Cu-routing and integrated passive devices R, L, C
 ... stacked and interconnected with 200 μm solder balls

3D - Stacked Silicon Systems with Embedded Thin Chips




Technische Universität Berlin
Research Center of
Microperipheral Technologies



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de



SV



Technische Universität Berlin
Research Center of
Microperipheral Technologies





Fraunhofer Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

Through Silicon Vias: Basic Questions



Wafer Front Side Processing - Wafer Back Side Processing



Camera Module



Taken from: www.nokia.com



Technische Universität Berlin
Research Center of
Microperipheral Technologies




Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

SCHOTT
glass made of ideas

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

Wafer-Level-Packaging for Optical Applications




Technische Universität Berlin
Research Center of
Microperipheric Technologies



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

SCHOTT
glass made of ideas


Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
Mail: oswin.ehrmann@izm.fraunhofer.de



Process Flow



major process steps
different machines




Technische Universität Berlin
Research Center of
Microperipheral Technologies







Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

Wafer-Level-Packaging for Optical Applications





- Tapered Vias & Streets
- controlled sidewall angle for scribe line
- controlled sidewall angle for via holes





Ball Grid Array on the backside with Silicon Via Contacts



Technische Universität Berlin
Research Center of
Microperipheral Technologies




Fraunhofer Institut
Zuverlässigkeit und
Mikrointegration



Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

Wafer-Level-Packaging for Optical Applications



Technische Universität Berlin
Research Center of
Microperipheric Technologies



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

SCHOTT
glass made of ideas


Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
Mail: oswin.ehrmann@izm.fraunhofer.de

TSV – Formation and Metallization

- Deep Via High Aspect Ratio Etching ($h > 20 \mu\text{m} - 150 \mu\text{m}$)
- Side Wall Insulation
- Deposit Seed- and Barrier Layers
- Via Filling by W-CVD/
- Via Filling by Cu-Electroplating
- Via Filling by Cu - CVD



Back End Process Flow Through Silicon Via



Technische Universität Berlin
Research Center of
Microperipheric Technologies




Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration



Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

Deep Via Etching

TSV- Test Device – different Via Sizes





40 μm Vias
80 μm pitch
depth: 60 μm
CVD-Oxid: 120 nm



Via Etching

SEM of 54 μm deep TSV
10 x 3 μm (nominal size)
etched in Product-test chip of
IFX



IFX 070901 Dem 1 #06


20 μm



W- Fill of High Aspect Ratio Trench

ICV-Dimensions:
3 μm x 10 μm x 50 μm

300 nm SACVD TEOS
20 nm TiN CVD
900 nm W CVD und W Backetch
800 nm M1 (AlSiCu, structured)
850 nm PN/POX (Passivation)



Trench #11

10 μm




Technische Universität Berlin
Research Center of
Microperipheral Technologies





Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de




CMOS Top Wafer prior to Thinning




- ICVs 10 x 2,5 µm, 20 µm deep, AR 8:1
- Distance between W-filled ICVs and Transistors:
~ 4 µm to Source/Drain Area
~ 11 µm to Gate Area



Cu-TSV using ECD



TSV. diameter 18 μm, 65 μm depth



TSV. diameter 38 μm, 75 μm depth

Cu Filled TSV by Electrodeposition Seed layer W-CVD




Technische Universität Berlin
Research Center of
Microperipheral Technologies



Fraunhofer Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de


Cu-TSV using ECD



Cu Filled TSV by Electrodeposition
(Via Size. diameter 18/35 μm , depth > 60 μm ; Seed layer sputtered T.W/Cu)



Cu-TSV using Electro Plating




Cu Filled TSV by Electrodeposition
(Via Size. diameter 15 μm , depth > 60 μm ; Seed layer sputtered T.W/Cu)



Through Silicon Vias: Via Filling

Copper CVD




Technische Universität Berlin
Research Center of
Microperipheral Technologies





Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

Wafer Level Assembly



Chip-to-Wafer Bonding of thin Chips with Support Die



Technische Universität Berlin
Research Center of
Microperipheral Technologies





Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

Wafer Level Assembly FC-Modul with TSV

250 Si devices ($d \sim 200 \mu\text{m}$)
with SnAg Bumps ($20 \mu\text{m}$, 13264 IO's/die)
on Si Substrate with Trough Si-Via's



Technische Universität Berlin
Research Center of
Microperipheric Technologies





Fraunhofer Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

Wafer Level Assembly FC-Modul with TSV

250 Si devices ($d \sim 200 \mu\text{m}$)
with SnAg Bumps ($20 \mu\text{m}$, 13264 IO's/die)
on Si Substrate with Trough Si-Via's




Technische Universität Berlin
Research Center of
Microperipheric Technologies



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

Wafer Level Assembly - FC-Modul with TSV



Technische Universität Berlin
Research Center of
Microperipheric Technologies




Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Wolf, Oppermann
Phone: +49-(0)30-46403-123
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

WL Assembly

FC of thinned die on 8" Wafer



Technische Universität Berlin
Research Center of
Microperipheric Technologies



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

Pixel Detector related 3D Developments:

TSV for FE Dies

TSC for MPEC Dies



Technische Universität Berlin
Research Center of
Microperipheric Technologies



Fraunhofer Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

Equipment



Micro Machining Systems



Founders



Technische Universität Berlin
Research Center of
Microperipheric Technologies

Materials



(Wafer Service)



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

Technology



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration



SAMSUNG ADVANCED
INSTITUTE OF TECHNOLOGY



Leading the Next



Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

thank you for your attention



Technische Universität Berlin
Research Center of
Microperipheric Technologies



Fraunhofer Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

Fraunhofer Institut Zuverlässigkeit und Mikrointegration (IZM)

Dept. High Density Interconnect & Wafer Level Packaging

Gustav-Meyer-Allee 25, 13355 Berlin

Tel.: +49 (0) 30 464 03-124, Fax: -123

Technische Universität Berlin

Forschungsschwerpunkt Technologien der Mikroperipherik, TIB Sekr. 4/2-1

Gustav-Meyer-Allee 25, 13355 Berlin

Tel.: +49 (0) 30 314-72 882, Fax: -72835



Technische Universität Berlin
Research Center of
Microperipheric Technologies



Fraunhofer Institut
Zuverlässigkeit und
Mikrointegration

Department:
High Density Interconnect & Waferlevel Packaging
Phone: +49-(0)30-46403-124
Fax: +49-(0)30-46403-123
E-Mail: oswin.ehrmann@izm.fraunhofer.de

TSV Formation / Metal Filling



0 μm 3.5 μm 5 μm 10 μm 100 μm Via-Diameter

CVD of

- copper
- tungsten
- TiN

Electroplating of & PVD of Seedlayer

- copper
- Ti:W / Cu

Processes for Via H Filling

0:1	10 μm	2:1	70 μm	100 μm	Via-Depth
	3:1		7:1		1:1	Aspect Ratio



TSV Formation / Metal Filling



0 μm 3.5 μm 5 μm 10 μm 100 μm Via-Diameter

CVD of
 - copper
 - tungsten
 - TiN

Electroplating of & PVD of Seedlayer
 - copper - Ti:W / Cu

Electroplating of & CVD of Seedlayer
 - copper - Cu; W

Processes for Via H Filling

0:1	10 μm		70 μm	100 μm	Via-Depth
	3:1	2:1	7:1		1:1	Aspect Ratio

