




Technical approach for 3D integration

Gilles Poupon





leti

MINATEC

2007

cea

Contents

- 3D integration : motivation / challenges
- Technology roadmap : A 3D generic tool box
- Applications
- Summary/prospects

© CEA 2006. Tous droits réservés.
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



leti

MINATEC

2007

3D integration challenges & interests

➤ Interconnects challenges :

- ✓ Today, More than 50% of dynamic power consumption is due to interconnects. This rate is projected to increase.

[Nir Magen et al, Proc. of the 2004 international workshop on System level interconnect prediction, France, pp 7-13, 2004]

$$P_{\text{dyn}} = \alpha C V^2 f$$

Diagram illustrating the formula for dynamic power consumption:

- α : activity factor
- V : supply voltage
- C : switching capacitance (diffusion + gate + interconnects)
- f : clock frequency

✓ Interconnects are the main issue in term of :

- Power consumption
- Frequency limitation
- Signal integrity
- Thermal management

✓ Same issue for every levels of interconnects:

- IC level
- Component level
- System level

cea

© CEA 2006. Tous droits réservés.
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA




Motivation for 3D

Front-end world

- The end of scaling
- The end of the « Great SOC Euphoria »*



Need 3rd dimension to increase IC performances




Packaging world

- Need for compact systems
- Limit of classic wire bonding techniques



Need 3rd dimension to reduce packaging cost & dimension



2 different world => 2 different targets... but a common technologic toolbox



leti

MINATEC

2007


cea

3D integration challenges & interests

➤ Different challenges to solve at different levels :

✓ IC level


- ✓ W2W or C2W bonding
- ✓ High accuracy alignment ($\pm 1\mu\text{m}$)
- ✓ High density TSV pitch $5\mu\text{m}$ ($\sim 10^6$ vias/cm 2)
- ✓ Vias first or last – Cu filling



✓ Homogeneous component level

- ✓ W2W or C2W bonding
- ✓ Temporary bonding
- ✓ Medium density TSV ($\sim 10^5$ vias/cm 2 , pad pitch $>50\mu\text{m}$)
- ✓ Vias first or last
- ✓ Components stacking

3D stacking



Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



leti

MINATEC

2007


3D integration challenges & interests

➤ Different challenges to solve at different levels :


✓ Heterogeneous components level → System


- ✓ Temporary bonding
- ✓ W2W or C2W bonding – High accuracy alignment
- ✓ Heterogeneous materials
- ✓ Components stacking
- ✓ Vias first & last
- ✓ Redistribution Layer

CMOS devices packaging



MEMS packaging





3D Generic toolbox



Bonding / Alignment

Interstrata connexions

Intrastrata connexions (TSV, ...)

Thinning & handling

Chip on wafer planarization

Thermal management

3D DESIGN

COST ANALYSIS

TEST & RELIABILITY

cea

Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA




leti

MINATEC
2007

cea

Technology options / Tool box

- Integration level
 - Wafer to wafer
 - Chip to wafer
- Face to face / back to face
- Through silicon vias
 - First
 - Last
- Materials
 - Si
 - SOI
 - Bulk
 - MEMS
- Bonding / Alignment / Thinning / Handling



© CEA 2006. Tous droits réservés.
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA.
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.



Bonding & alignment


Pitch reduction

Technology available

Applied research

Advanced
research

Bondable / Debondable subs




IRCMOS detectors (C2W)



*PICMOS
III-V chip to wafer*



Self assembly





leti

MINATEC

2007

Bonding & alignment

	W2W	C2W
Bonding	Polymer Direct (isol. / ohm) Low temp (150°C / 400°C)	Polymer Direct (isol. / ohm) Low temp (150°C / 400°C)
Alignment	2008 : +/-1µm 2010 : ~0.5µm	2008 : -<10µm (High Throughput) - <1µm (Low throughput) Ratio speed / accuracy Self assembly



cea

© CEA 2006. Tous droits réservés.
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA




Interstrata connection for 3D

Low pitch insertion (TB2)




**Classic Flip chip
(Ball or stud bump)**



Technology available

bumps

Direct Metal Bonding (DMB)



**Capacitive coupling
by Direct bonding**



Nanointerconnects




*Advanced
research*




Intrastrata connection for 3D

*TSV (pre-process vs mi-process vs post-process)
Density / diameter
Filling or not
Using : Static : R - Dynamic : RC / band width*



Cu TSV (3μmx15μm)



Technology available

Applied research

Advanced research



© CEA 2006. Tous droits réservés.
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



Technologies

leti

MINATEC


2007

Highlights

cea

Through Silicon Vias highlights

2 different concepts : Vias first & vias last



© CEA 2006. Tous droits réservés.
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA




Aspect Ratio

Thru-Si-Via realization

TSV diameter

10µm

1µm



cea

© CEA 2006. Tous droits réservés.
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



leti

MINATEC

2007

Cost / test / yield

- Cost
- Know good die
- RDL integrity
- Via quality assurance
- Thin film interconnection quality

Design :

- Cost
- Design rules
- 3D design for performance

Vias filling / Plating :

- Voïds Free Filling / Plating

Through hole isolation

- Methodology
- Material
- Thickness uniformity
- Barrier & adhesion properties

Thermal/reliability

- Thermal management
- 2nd level joint reliability
- RDL integrity
- Through via reliability performance

Interconnections :

- Die to wafer
- Wafer to wafer (wafer alignment)
- solder vs Au stud vs metal to
- Metal diffusion bond
- With or without underfill
- High alignment accuracy
- High breakdown voltage
- Low leakage

Seed layer

- Conformity
- Thickness uniformity

Deep Si etching

- Via size & depth uniformity
- High-aspect ratio etching
- Through hole scallop control
- Sidewall profile control

cea

Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA




Thinning & handling for 3D

Flip chip and thinning : C2W

Thinned optical layer 15 µm pitch

Bumps

CMOS ROIC




200mm wafers
&
Down to 10µm

300mm wafers (2008)

Technology available

Applied research



Grinding + ESL technique
(top layer / other and
cheaper than SOI)

Smart cut applied to circuit transfert
→ Ultra thin chip or wafer (<4µm)
→ planar technologies
(**Thick Handel & Thin Chip : TH&TC**)

Advanced
research

Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA.
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.




Thermal management

*Thermal spreader (interstrata)
Hot spot cooling
Active system*



Local 3D simulation



Pitch reduction

Technology available


Applied research

Advanced research




3D Design Methodologies

Heterogeneous Design



3D partitioning




Full Custom CAD Flow
3D Parasitics
3D design rules

3D Floor planning
3D Place&Route
3D thermal Aware analysis

Advanced research



Sensor Interf. Power Managt.



Memory on top Of Computing


Technology available

Multi Energy sources

Multi Sensors

Wireless interface

*Stacked antenna
(Energy Managt.)*



*Capacitive or
Inductive interstrata
communications*

Applied research

*3D Network on Chip
Computing & Memory
Deeply interacting*

*Advanced
research*



3D concept : exemple of implementation at LETI

3D Integration level



chip




Advanced Packaging



Packaging by neo-wafer
concept (LETI + 3D PLUS)




2007




Electroplated
Micro-bumps

Die or chip on Wafer




Die on wafer
LETI+ PICMOS
EU PROG.



Chip on wafer
(LETI)

Above IC Devices




Optical waveguides
on CMOS




BAW filters on CMOS
LETI+ STM

wafer

Wafer on Wafer



Capacitive
interconnect (LETI Hi3
EU prog.)



Double gate MOS
(BDGMOS)
FEOI architecture



Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



Bonding interface


Strata 1

leti

MINATEC


2007

3D Application : IC integration



Wafer Level Assembly, Cu Interconnect:

- Water to wafer, face-to-face, molecular SiO₂ bonding
- SOI Substrate removal
- Cu supervia post-process, 5µ pitch



Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA

cea

3D Application : SiO₂ bonding & Capacitance coupling

B. Charlet et al., MAM 2006



Wafer Level Assembly, Capacitive Interconnect






CMOS compatible design and technology

Capacitor integration by Direct SiO₂ bonding with alignment

I/O vias achievement

- Adjusted top wafer thinning
- Thru-Si-Vias etching


Capacitance interconnect (SiO₂ bonding)




3D integration challenges & interests

➤ 3D technologies roadmap

Interconnections and assembly



Interco
Ball bumping




Intra
Thin wafer intra

100µm Thick
Chip stacking
(Pick & Place)

μ -inserts

Intra high density
(pitch 50 µm)


Nano-interconnects



50 µm thick
chip stacking
(Pick and place)

Intra high density
(pitch 20 µm)

Ultrathin chip
Auto-assembly



**System On
Wafer**


Intra
Assembly

**System In
Package**




Specific device
Cooling
Power


MEMS protection
with Si cap



External cooling system



Vacuum on chip



MEMS protection
with thin film cap

Integrated cooling system

Micro batteries
(Storage)

Vacuum in thin film

In-IC cooling system

Energy scavenging

Diversification




leti

MINATEC

2007

cea



Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



Summary

- ‘More Moore’ high-density interconnect challenges and ‘More than Moore’ functionality challenges are leading to 3D technology development
- Main common enabling technologies are TSV, bonding, handling,
- Many approaches of these technologies are possible → LETI proposes a tool box for customer requirements adaptation
- Technologies available or in development at LETI:
 - Low temperature Direct SiO₂ bonding with alignment
 - Substrate thinning (SOI and Si bulk)
 - Through Silicon Via realization (etching / isolation / filling / CMP)
- In parallel, design and thermal simulation studies are carried out



© CEA 2006. Tous droits réservés.
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



Innovation for industry

Loyalty
Entrepreneurship
Team work
Innovation
Loyalty
Entrepreneurship
Team work
Innovation

leti

 MINATEC
POLE D'INNOVATION



cea