

micro and nanoelectronics  
microsystem  
ambient intelligence  
image chain  
biology and health



2007

# Technical approach for 3D integration

Gilles Poupon

cea

leti

MINATEC





leti

MINATEC

2007



# Contents

- 3D integration : motivation / challenges
- Technology roadmap : A 3D generic tool box
- Applications
- Summary/prospects

© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA

*Gilles Poupon – 3D integration Technologies, november 29th, 2007*



# 3D integration challenges & interests

## ➤ Interconnects challenges :

- ✓ Today, **More than 50% of dynamic power consumption is due to interconnects.** This rate is projected to increase.

[Nir Magen et al, Proc. of the 2004 international workshop on System level interconnect prediction, France, pp 7-13, 2004]

## ✓ Interconnects are the main issue in term of :

- Power consumption
- Frequency limitation
- Signal integrity
- Thermal management

## ✓ Same issue for every levels of interconnects:

- IC level
- Component level
- System level

$\alpha$ : activity factor    V: supply voltage

$$P_{\text{dyn}} = \alpha C V^2 f$$

C: switching capacitance (diffusion + gate + interconnects)

f: clock frequency



leti

MINATEC

2007



© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA

# Motivation for 3D



leti

MINATEC


2007

## Front-end world

- *The end of scaling*
- *The end of the « Great SOC Euphoria »\**



*Need 3rd dimension to increase IC performances*




## Packaging world

- *Need for compact systems*
- *Limit of classic wire bonding techniques*



*Need 3rd dimension to reduce packaging cost & dimension*



***2 different world => 2 different targets... but a common technologic toolbox***

cea

© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA

*Gilles Poupon – 3D integration Technologies, november 29th, 2007*






# 3D integration challenges & interests

➤ Different challenges to solve at different levels :

## ✓ IC level


- ✓ W2W or C2W bonding
- ✓ High accuracy alignment (+/- 1µm)
- ✓ High density TSV pitch 5µm (~10<sup>6</sup> vias/cm<sup>2</sup>)
- ✓ Vias first or last – Cu filling



## ✓ Homogeneous component level

- ✓ W2W or C2W bonding
- ✓ Temporary bonding
- ✓ Medium density TSV (~10<sup>5</sup> vias/cm<sup>2</sup>, pad pitch >50µm)
- ✓ Vias first or last
- ✓ Components stacking

3D stacking



leti

MINATEC

2007



© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA




# 3D integration challenges & interests

➤ Different challenges to solve at different levels :



✓ Heterogeneous components level → System

- ✓ Temporary bonding
- ✓ W2W or C2W bonding – High accuracy alignment
- ✓ Heterogeneous materials
- ✓ Components stacking
- ✓ Vias first & last
- ✓ Redistributive Layer

CMOS devices packaging



MEMS packaging



leti


MINATEC

2007



© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA

# 3D Generic toolbox



*Bonding / Alignment*

*Interstrata connexions*

*Intrastrata connexions (TSV, ...)*

*Thinning & handling*

*Chip on wafer planarization*

*Thermal management*

*3D DESIGN*

*COST  
ANALYSIS*

*TEST & RELIABILITY*



© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



leti


MINATEC

2007



# Technology options / Tool box

- Integration level
  - Wafer to wafer
  - Chip to wafer
- Face to face / back to face
- Through silicon vias
  - First
  - Last
- Materials
  - Si
  - SOI
  - Bulk
  - MEMS
- Bonding / Alignment / Thinning / Handling



© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



# Bonding & alignment




leti

MINATEC


2007

Pitch reduction


Bondable / Debondable subs




IRCMOS detectors (C2W)



PICMOS  
III-V chip to wafer



Self assembly



Technology available

Applied research

Advanced research



© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA

Gilles Poupon – 3D integration Technologies, november 29th, 2007



# Bonding & alignment



**leti**

MINATEC

2007

	W2W	C2W
Bonding	Polymer Direct (isol. / ohm) Low temp (150°C / 400°C)	Polymer Direct (isol. / ohm) Low temp (150°C / 400°C)
Alignment	2008 : +/-1µm 2010 : ~0.5µm	2008 : - <10µm (High Throughput) - <1µm (Low throughput) Ratio speed / accuracy Self assembly



© CEA 2006. Tous droits réservés.  
 Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
 All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



leti


MINATEC

2007





Pitch reduction

# Interstrata connection for 3D

## Low pitch insertion (TB2)



## Direct Metal Bonding (DMB)



Classic Flip chip  
(Ball or stud bump)

$\mu$ bumps

Nanointerconnects


Technology available

Applied research



Capacitive coupling  
by Direct bonding

Advanced research



© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA

# Intrastrata connection for 3D

*TSV (pre-process vs mi-process vs post-process)*  
*Density / diameter*  
*Filling or not*  
*Using : Static : R - Dynamic : RC / band width*




let


MINATEC

2007

Pitch reduction



**Cu TSV (3μm x 15μm)**



Technology available

Applied research

Advanced research



© CEA 2006. Tous droits réservés.  
 Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
 All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA






# Through Silicon Vias highlights

2 different concepts : Vias first & vias last

Vias first

Vias last



Technologies

leti

MINATEC

2007

Highlights



© CEA 2006. Tous droits réservés.

Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA. All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.






# Thru-Si-Via realization

TSV diameter

100μm

10μm

1μm



let  
MINATEC  
2007  
Aspect Ratio



© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA




leti

MINATEC

2007

# TSV : a complex system



© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA




# Thinning & handling for 3D

*Flip chip and thinning : C2W*

Thinned optical layer ..... 15 μm pitch


Bumps

CMOS ROIC



200mm wafers  
&  
Down to 10 μm

300mm wafers (2008)



Sequential 3D Front End  
by Smart Cut

Ge layer + ESL technique  
top layer / other and  
thinner than SOI)

Pitch reduction

Technology available

Applied research

Advanced research

Smart cut applied to circuit transfert  
→ Ultra thin chip or wafer (<4 μm)  
→ planar technologies  
(**Thick Handel & Thin Chip : TH&TC**)

© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA

# Thermal management

*Thermal spreader (interstrata)*  
*Hot spot cooling*  
*Active system*




leti


MINATEC

2007

Pitch reduction



## Local 3D simulation



Technology available

Applied research

Advanced research




© CEA 2006. Tous droits réservés.  
 Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
 All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA






# 3D Design Methodologies

## Heterogeneous Design



3D partitioning



Full Custom CAD Flow  
3D Parasitics  
3D design rules



3D Floor planning  
3D Place&Route  
3D thermal Aware analysis

Pitch reduction

Technology available

Applied research

Advanced research



leti

MINATEC

2007



© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA





# 3D Design & Architectures



**Sensor Interf.  
Power Managt.**

**Multi Energy sources  
Multi Sensors  
Wireless interface  
Stacked antenna  
(Energy Managt.)**



**Memory on top  
Of Computing**

**Capacitive or  
Inductive interstrata  
communications**

**3D Network on Chip  
Computing & Memory  
Deeply interacting**

*Technology available*

*Applied research*

*Advanced research*



*Pitch reduction*

**Leti**

MINATEC  
2007



© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA




# 3D concept : exemple of implementation at LETI

## 3D Integration level

chip


wafer

### Advanced Packaging




Packaging by neo-wafer concept (LETI + 3D PLUS)

2007





Electroplated Micro-bumps

### Die or chip on Wafer




Die on wafer  
LETI+ PICMOS  
EU PROG.



Chip on wafer (LETI)

### Above IC Devices




Optical waveguides on CMOS




BAW filters on CMOS  
LETI+ STM

### Wafer on Wafer



Capacitive interconnect (LETI Hi3 EU prog.)



Double gate MOS (BDGMOS)  
FEOL architecture



© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA




# 3D Application : IC integration



Strata 2


Bonding interface

Strata 1



## Wafer Level Assembly, Cu Interconnect:

- Water to wafer, face-to-face, molecular SiO<sub>2</sub> bonding
- SOI Substrate removal
- Cu supervia post-process, 5µ pitch



leti

MINATEC

2007



© CEA 2006. Tous droits réservés.  
 Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
 All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



# 3D Application : SiO<sub>2</sub> bonding & Capacitance coupling

B. Charlet et al., MAM 2006



## Wafer Level Assembly, Capacitive Interconnect

- CMOS compatible design and technology
- Capacitor integration by Direct SiO<sub>2</sub> bonding with alignment
- I/O vias achievement
  - Adjusted top wafer thinning
  - Thru-Si-Vias etching







leti

MINATEC

2007


Capacitance interconnect (SiO<sub>2</sub> bonding)



© CEA 2006. Tous droits réservés.  
 Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
 All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA

# 3D integration challenges & interests

## 3D technologies roadmap



Specific device

Cooling


Power

© CEA 2006. Tous droits réservés. Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA. All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.



# Multipurpose MEMS 200mm platform a unique environment in Europe for the development of microsystems technologies


Full 8" line,  
front end &  
back end  
dedicated to  
microsystems  
(Stand alone  
and above-IC)



leti

MINATEC

2007



© CEA 2006. Tous droits réservés.  
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA

# Summary



leti

MINATEC

2007



- 'More Moore' high-density interconnect challenges and 'More than Moore' functionality challenges are leading to 3D technology development
- Main common enabling technologies are TSV, bonding, handling,
- Many approaches of these technologies are possible → LETI proposes a tool box for customer requirements adaptation
- Technologies available or in development at LETI:
  - Low temperature Direct SiO<sub>2</sub> bonding with alignment
  - Substrate thinning (SOI and Si bulk)
  - Through Silicon Via realization (etching / isolation / filling / CMP)
- In parallel, design and thermal simulation studies are carried out



micro and nanoelectronics  
microsystem  
ambient intelligence  
biology and health  
image chain



# *Innovation for industry*

Loyalty  
Entrepreneurship  
Team work  
Loyalty Innovation  
Entrepreneurship  
Team work  
Innovation

**leti**

MINATEC  
POLE D'INNOVATION



cea