



Void-Free Cu Filling within High Aspect Ratio TSVs



Tom Ritzdorf and Charles Sharbono
Semitool, Inc.



*EMC-3D Japan/Korea Technical Symposium
April 23-27, 2007*

Page 1

SEMITOOL®

Outlines

SiP and 3D Packaging

Through-Silicon-Via (TSV) Chip Integration

TSV Copper Filling

ECD fill mechanism

Factors affecting filling profiles

Void-free filling at optimized conditions

Conclusions

Demands from Consumer Electronics Market

Size, Weight, Cost, and Power ↓

Features and Functionality ↑


Incorporation of other circuit elements
(MEMS, opto-electronics, and bio-electronics)

Product complexity ↑

Product life cycle ↓

System in a Package




(Multi-chip & 3D packages)



Compared to SoC, SiP offers

- greater flexibility
- shorter time to market
- less development cost.

SIP Technologies

Chip / Component Configuration	Technology	Source : ITRS
<p>Side by Side Placement</p>	<p>Substrate: organic laminate, ceramic, glass, silicon, leadframe</p> <p>Chip Interconnection: wire bond and/or flip chip + passive components</p> <p>integrated into the substrate discrete (CSP, SMD)</p>	
<p>Stacked Structure</p>	<p>PoP PiP</p> <p>Stacked Die — wire bond, WB+FC</p> <p>Chip to Chip / Wafer — flip chip, face to face through silicon WL 3D stack wafer to wafer (W2W)</p>	
<p>Embedded Structure</p>	<p>Chip in PCB / Polymer — single layer multi-layer 3D stack</p> <p>WL Thin Chip Integration — single layer stacked functional layers</p>	



Need strategies and solutions for test, yield, and rework.

Benefits of TSV Integration


TSV electrodes can provide vertical connections that are **both the shortest and the most plentiful**.

Connection length \approx chip thickness


High density, high aspect ratio, and small pitch connections

RC delays and power consumption are reduced

Therefore, TSV interconnection can overcome the limitations of typical SiP methods.




Source : Fraunhofer-IZM



James Lu, RPI, Peaks in Packaging, 2003

Void-free Filling at Optimized Conditions



Requirements for TSV Integration

Robust and precise thinning process flow

Handling concepts for a thin wafer

Electrical interconnects through a thinned wafer


Via etch : shape, angle, and scallop control

Insulator/Barrier/Seed : conformality and adhesion control

Copper fill : fill robustness and speed control

Metal removal : surface smoothness and over-polish control

Suitable bonding process : alignment, bonding, and dicing



Need cooperation with industrial leaders in equipment, materials, and technology.



Semiconductor 3-D Equipment and Materials Consortium





EMC-3D European Technical Symposium
June 25-29, 2007

Page 7


SEMITOOL®

Various TSV Filling Methodologies




Today's
topic

ECD Cu



Source : Fraunhofer-IZM

CVD W, Cu,
or Poly-Si




Source : IMEC

Conductive Polymer
or Conformal Cu/Polymer


High purity
Low resistivity
No size/shape limitation

Void-free Filling with Various Dimensions


40 μm \times 100 μm




30 μm \times 110 μm



12 μm \times 100 μm




5 μm \times 25 μm




Prerequisites


Seed Continuity




Surface Wetting



50μm×225μm



Via Filling Profiles




Charge Transfer



Mass Transfer

Void formation mechanism : Higher deposition rate near the via mouth due to faster charge and mass transfer, causing pinch-off

Potential Variation through a High AR Via



Model Parameters

- Uniform seed layer
- Constant current density


Factors

- Copper seed layer (thickness and coverage)
- Feature dimension
- Bath conductivity

Additive adsorption/desorption behavior is also dependent on local potential.


Mass Transfer in a High AR Via

Model Conditions : Steady state model fluid velocity, 50 μ m via diameter
Constant fluid velocity across feature top



As AR increases, a larger portion of the via becomes diffusion-controlled.

Via Filling Mechanism



Charge Transfer



Mass Transfer

How to Achieve Void-free Filling?

Prerequisites

Seed conformality for uniform charge transfer

Surface wetting for proper mass transfer

Reduce current crowding at the via mouth

Waveform


Bath composition

Reduce mass transfer limitation at the via bottom

Bath LCD


Flow mechanism

Impact of
current density?




Reduce Current Crowding at Via Mouth


30 μ m \times 110 μ m



Chemical-induced



12 μ m \times 100 μ m





DC

PR


PR is helpful for high AR, deep vias.

Waveform-assisted




Reduced Current Crowding at Via Mouth : Chemical-induced



12 μ m \times 100 μ m




Different Organic Set



30 μ m \times 110 μ m




Increasing accelerator conc.



Increasing suppressor conc.

Reduced Current Crowding at Via Mouth: Waveform-assisted

DC




At a fixed amp-time and bath composition

Optimum duty cycles

12 μ m \times 100 μ m


PR



PR cycle time


Reduced Mass Transfer Limitation at Via Bottom

DC



Increased bath LCD

PR




Increased bath LCD

Bath LCD : A higher LCD bath is preferred.


Flow Mechanism : The ion transport within deep vias may not be substantially enhanced by the increased convection. But, a strong flow mechanism is still required for better transfer of organic components.

Current Density Effect

12 μm ×100 μm



40 μm ×100 μm



Current Density

Increasing Current Density




Increases current crowding at the via mouth

Approaches mass transfer limit at the via bottom


Reduces deposit within the via

Feature Dimension vs. Filling Time

Why is Smaller Feature Dimension preferred?



Filling Time vs. Manufacturability



Actual throughput & CoO varies with tool configuration and process conditions.
Resist pattern plating will have better overall cost of ownership.


Summary

Copper filling process with robustness and speed is among the most important to make TSV interconnection manufacturable.

Surface wettability } Prerequisites for proper mass transfer
Seed conformality } and current distribution
Bath composition
Waveform and current density
Flow conditions



Eliminate mass transfer limitations at the via bottom
Reduce current crowding at the via mouth



Void-free Bottom-up Filling