



- ❖ Overall view
- ❖ Main characteristics of the Digitizers
- ❖ Focus on the FPGA board
- ❖ Interactions with the CPU board and possibilities

Base overview :


**DIGITIZER
DOMAIN**




MANY DIGITIZERS BOARDS

- *High density of channels*
- *No standardized form factor*

Base overview :



Base overview :



Electronic parameters by digitizer board :

FASTER2



FASTER3

<i>Channels</i>
<i>Sampling rate</i>
<i>ENOB target</i>
<i>Bandwidth</i>

RESOLUTION	
MOSHAR	HYDRA
4	24 (8 for prototype)
14bits@125MSps	16bits@125MSps
12	12,5
25MHz	25MHz

Electronic parameters by digitizer board :

FASTER2





FASTER3

<i>Channels</i>
<i>Sampling rate</i>
<i>ENOB target</i>
<i>Bandwidth</i>


TIMING		
CARAS	PEGASUS	VIRGO
2	16 (4 for prototype)	8 (4 for prototype)
12bits@500MSps	16bits@1,5GSps	12bits@4GSps
10,6	11	9
100MHz	300MHz	300MHz

Mechanical outlines :

FASTER2  FASTER3



Synopsis :



Capabilities :


	FASTER2	➤	FASTER3
Digitizer bitrate	6Gbps		248Gbps
Output bitrate	1Gbps		128Gbps
Volatile memory (capacity @ bitrate)	1Gb @ 12,8Gbps		128Gb @ 477Gbps
Synchronization	10 Mhz clock + T0		WR or SMART protocol

Mechanical outlines :

FASTER2




FASTER3




Two PCIe connectors


CPU board connector




JETSON DEVKIT INTERFACES :





BASIC TOPOLOGY :




FASTER2 ➔ FASTER3



ADVANCED PCIE TOPOLOGY :



FUTURE UPGRADE :




FUTURE UPGRADE :



Massive Throughput: From 12 to 86 cores (24 to 172) threads.
Extreme I/O: 80 PCIe 5.0 lanes for maximum high-speed connectivity.

2 x





- Number of channels increasement
- Higher data throughput
- Open algorithms possibilities
- Scalable configurations

THANKS FOR LISTENING

ANY QUESTIONS ?