


DE LA DÉTECTION À LA PHYSIQUE :

INFORMATIQUE EMBARQUÉE, RÉSEAU HAUTE PERFORMANCE ET FERME DE CALCUL

Architecture répartie et parallélisme pour le traitement rapide des événements



UNE ARCHITECTURE MODERNE, MODULAIRE ET PARALLÈLE POUR RELEVER LES DÉFIS DES DÉTECTEURS DE NOUVELLE GÉNÉRATION

La bataille de l'informatique

L'architecture numérique dans nos instruments

- Logique programmable
- Processeurs
- Synchronisation

Le processeur

- ALU et fonctionnalité
- Le problème de la mémoire
- Les technologies de l'information



Et apres...

FPGA

Démonstration:

- Système DAQ 1 voie

Un Système d'acquisition actuel multicanaux



1600

1950

Informatique : traitement automatisé de l'information

Représentation de l'information

Algorithmes

Symbolisme

connectivisme

Probabilisme



Analogisme

Matériels (Microprocesseurs)
Architecture de Von Neumann


STRUCTURES DE DONNEES

Fichiers
Base de données

- ☺ Table de hachage
- ☺ Listes
- ☺ Listes chaînées
- ☺ Vecteurs
- ☺ Pile / Tas
- ☺ Tableau N dimension (Tenseur)




Ordinateur quantique
Langage spécifique



Ordinateur actuel
Central Processing Unit

Calcul haute performance



CPUs

DSPs

GPUs

FPGAs

NMC

Langage C, C++ et outils spécifiques de compilation


→ Force brute

→ Prog. Dynamique

→ Diviser et régner

→ Glouton

...



La bataille de l'informatique

SCIENCES
EXPERIMENTALES

1600

SCIENCES
THEORIQUES


1950

SCIENCES
CALCULATOIRES

2000

SCIENCES PILOTEES PAR
LES DONNEES


Approche inférentielle (Inductive)



MESURES
FAITS
Informations



Lois
Règles



connectivisme

+

Probabilisme

+

Analogisme

Algorithmes
apprenants

vs

Approche déductive



EXPERTS:
LOIS
Règles



Traitement de cas
particuliers:
Logiciels spécialisés

Symbolisme


Boucles
Tests logiques

```
if (strcmp(cmd, "ADS:SPI:REGLIST", 15) == 0) {  
  if (Verbose > 0) {  
    xil_printf("*****\r\n");  
    xil_printf("* User R2D2 OWEN SPI LIST REGISTER * \r\n");  
    xil_printf("*****\r\n");  
  }  
  if (sscanf(cmd, "ADS:SPI:REGLIST %s", str_array) != 1) {  
    sprintf(resp, " ERROR: ADS:SPI:REGLIST command failed !! \r\n");  
    er = -6;  
    return XST_FAILURE;  
  } else {  
    spiwordvalue = (u16_t*)realloc(spiwordvalue, 16*sizeof(u16_t));  
    strcpy(cp_array, str_array);  
    nb_parameter = sscanfTabInt(cp_array, spiwordvalue);  
    xil_printf("spidata: nombre de parametres : %d\r\n", nb_parameter);  
    xil_printf("spi reg = [ ");  
    for (int i = 0; i < nb_parameter; i++) {  
      xil_printf("%x, ", spiwordvalue[i]);  
    }  
    xil_printf(" ]\r\n");  
    sprintf(resp, "spi data list: : %s\r\n", str_array);  
  }  
}
```


Architecture numérique




Architecture numérique




Architecture numérique





Architecture numérique




Architecture numérique





IIC I²C





Architecture numérique




SPI




Architecture numérique





Fonctionnement de la connexion TCP (3-way Handshake)




Architecture numérique




IIC I²C




SPI



OSI




Architecture système



Comment est-ce utilisé ?

Parallélisme intrinsèque



Assemblage à travers
une cascade de commutateurs




Connectivité importante

- Matériels & Firmware
- ADC
- TAS (CEB & SNR)

Les aspects numériques :

- Matériels
 - Firmware et logiciels
 - « Temps réel »
 - Distribués
 - Hétérogènes
 - Projets longs & évolutifs
-
- Logiciels
 - Grille de calculs (DataCenter)

L'architecture d'acquisition de données multi-détecteurs



Logiciels



Logiciels


Logiciels

Logiciels

Logiciels

Un Système d'acquisition actuel multicanaux





Value : Binary items (Bit)

00 : 0

01 : 1

10 : 2

11 : 3

Operations:

Arithmetic : + - * /


Test : < > !=

Bit shift : >> <<


Boolean algebra :

AND, OR, NOT


➔ One instruction in each clock period




➔ One instruction in each clock period




➔ One instruction in each clock period




➔ One instruction in each clock period




➔ One instruction in each clock period




➔ One instruction in each clock period




➔ One instruction in each clock period




Un mot de la technologie de l'information




Un mot de la technologie de l'information




- Langages adressant directement tous types de matériels (CPU, μ Controller etc...)
- Permet de créer des SE/OS




Un mot de la technologie de l'information




→ Les langages permettent de créer tous type de logiciels. Ces logiciels peuvent être indépendants des données qu'ils traitent (Traitement de texte, Tableur, Pres....) ou bien aller les chercher sur le reseau...



Un mot de la technologie de l'information




➔ Les langages interprétés permettent de créer des applications très liées à l'information au données. Les aspects matériels sont peu pris en compte, ce sont des langages de haut niveau (loin du matériel)



Un mot de la technologie de l'information

→ Les données sont la moelle épinière de l'informatique. Elles doivent être stockées, être préparées à l'analyse et traitées, transformées pour enrichir leur valeur.



STRUCTURES DE DONNEES

Base de données

Table de hachage
Listes
Listes chaînées
Vecteurs
Pile / Tas

ALGORITHMIE

Symbolisme

connectivisme

Probabilisme


Analogisme

- Diviser et régner
- Glouton
- Force brute
- Prog. Dynamique


...

```
1. def machine_café()  
2.     verser_café()  
3.     if lait == True:  
4.         verser_lait()  
5.     if sucre == True:  
6.         verser_sucre()  
print("est prêt")
```

ALORS...



CPU: Modernisation de l' Architecture de Von Neumann




Partage des ressources sous forme de tâches en parallèle

Plusieurs cœurs (UAL) mais une seule mémoire

➔ Les performances de calculs dépendent de la bande passante de la mémoire (DDR4 (Gbit/s)) et du débit de données entre les différents cœurs et la mémoire

CPU: Modernisation de l' Architecture de Von Neumann





Le débit des données et la bande passante mémoire entraine une consommation importante de

puissance:

$$Pw \propto ppl \ f^2$$


Importance de la hiérarchie mémoire





Hot spots

Load Store units

L2 Cache logic



CPU: Modernisation de l' Architecture de Von Neumann



La latence de la mémoire est un mur physique:


- C'est une barrière fondamentale pour l'amélioration des performances de calculs
- On essaye de mixer les types de mémoire pour améliorer la latence (DMA, cache, execution en parallèle)
- multi-processing: on exécute des thread localement en attendant la libération de la mémoire

libération de la mémoire

on doit augmenter la bande passante de la mémoire pour compenser le temps de latence

➡ Calcul massivement parallèle


Un mot de la technologie de l'information



Ordinateur
quantique
Langage
spécifique



Ordinateur actuel
Central Processing Unit



Calcul haute performance


Langage C, C++ et outils spécifiques de compilation




CPUs




DSPs
microcontroller



GPUs



FPGAs



NMC


Architecture Full Programmable Gate Array (FPGA)

Le FPGA est un circuit logique reprogrammable

Logic cells / Look Up Tables créent des fonctions arbitraires et des entrées logiques: opérations booléennes, arithmétiques et petites mémoires



Registre Flip-Flops enregistre les données selon l'impulsion d'horloge

DSPs (Digital Signal Processor) sont spécialisés dans les multiplications et les operation sarithmétiques. Plus rapide et plus efficaces que les CLB (LUT)



CLB/LUT

diagramme FPGA



What are FPGAs?



Field Programmable Gate Arrays are reprogrammable integrated circuits

DSPs (Digital Signal Processor) are specialized units for multiplication and arithmetic


Faster and more efficient than using LUTs for these types of operations

And for Neural Nets, DSPs are often the most scarce


FPGA diagram




Architecture Full Programmable Gate Array (FPGA)





1990



2001
2001




1996




Architecture Full Programmable Gate Array (FPGA)

AMD Xilinx Zynq (Zc020)



Architecture Full Programmable Gate Array (FPGA)

AMD Xilinx Zynq (Zc020)



How are FPGAs programmed?

Hardware Description Languages

HDLs are programming languages which describe electronic circuits


High Level Synthesis

Compile from C/C++ to VHDL

Pre-processor directives and constraints used to optimize the design

Drastic decrease in firmware development time


Today we'll use Xilinx Vivado HLS [*]





[*]

https://www.xilinx.com/support/documentation/sw_manuals/xilinx2020_1/ug902-vivado-high-level-synthesis.pdf



Les séquenceurs












Le préamplificateur de charge



PAC cascode + Ampli
classe A
 $C_f = 1,5\text{pF}$
 $V_{out} = +4,3\text{V}/-3,4\text{V}$
 $T_{reset} = 360\mu\text{s}$
 $BP = 1,2\text{MHz}$
 $\text{Noise} = 418\mu\text{Vrms}$

BODE



Système d'acquisition : ADC AD9110






Figure 46. Data Transfer Frame

Configuration & Acquisition
en même temps




Figure 43. Typical Conversion Process





Figure 64. SPI-00-Q Protocol


Un mode de lecture
sélectionné :
Echantillon sur 4 voies
à 40MHz

Conversion piloté par commande externe



μC ← Architecture firmware ADC → ADC




AD9110 → interface firmware




Système d'acquisition: Trigger & Format AD9110




Système d'acquisition: Trigger & Format ADS41b49




Creation :
Numero d'événement 32 bits
Etiquetage en temps 64bits x 5ns





➔ Les données sont encapsulées dans un entête et une queue d'information



Système d'acquisition: Firmware global



ASPECT LOGICIEL : Machine d'état





Système d'acquisition: logiciel embarqué


OS: Free RTOS (Xilinx – Vitis)
Langage C

Commande reçue



Envoie des paramètres
dans les registres du
firmware:
<REG:WRITE @ data>
<REG:READ @>




Les séquenceurs: Exemple



Les séquenceurs: Exemple



Système d'acquisition : logiciel C&C




```
print(apmconnect.measure("OWENWRITEREG ID=9 data=0xCAFEA5A5"))
print(apmconnect.measure("OWENWRITEREG ID=11 data=0x5A5AFEDC"))
print(apmconnect.measure("OWENREADREG ID=9"))
print(apmconnect.measure("OWENMODE state=0"))
print(apmconnect.measure("OWENTHRESHOLD thres=0x50032"))
print(apmconnect.measure("OWENNBCELLS NB=2200"))
```



```
print(apmconnect.measure("OWENSTATE state=RESETTING"))
print(apmconnect.measure("OWENSTATE state=INITIALISING"))
print(apmconnect.measure("OWENSTATE state=CONFIGURING"))
print(apmconnect.measure("OWENSTATE state=RUNNING"))
```

```
print(apmconnect.measure("OWENServerQuiEsTu"))
from datetime import datetime
now = datetime.now()
current_time = now.strftime("%H_%M_%S")
DataPath = "D:\\\\DATA"
file2Store = DataPath+"\\\\OWENDATA_"+current_time+'.bin'
print(apmconnect.measure("OWENServerFile fname="+file2Store))
print(apmconnect.measure("OWENServerDatarequest qty=3"))
print(apmconnect.measure("OWENServerStart val=TRUE"))
print(apmconnect.measure("OWENServerThread"))
.....
print(apmconnect.measure("OWENServerStart val=FALSE"))
print(apmconnect.measure("OWENServerDataRecv"))
print(apmconnect.measure("OWENSTATE state=STOPPING"))
print(apmconnect.measure("OWENSTATE state=ENDING"))
print(apmconnect.measure("OWENSTATE state=WAITING"))
```


Résultats préliminaires:



Signal échantillonné



Vérification de la cohérence des données avec indexes (2048 ech.) des échantillons reçus






Bruit: +/- 3 LSB


Résultats préliminaires:



Signal avec PAC + test d'injection au générateur



Les Technologies émergentes pour les DAQ



Les points de rupture :

- Transmission Optique et RF des FE
- Distribution d'horloges précises (qq ps)
- Calcul accéléré et massivement parallèle
- Algorithmes IA (embarqués)