



Low-Noise Cryogenic Front-End ASICs for Noble Liquid Detectors

Prashansa Mukim (on behalf of the BNL Cold Electronics Team)

May 22, 2026

Front-End Electronics Workshop, Paris



Contributions and Acknowledgements


BNL Instrumentation Department:

- Grzegorz Deptuch
- Niccolo' Gallice
- Dominik Gorni
- Wenrui Lin
- Giovanni Pinaroli
- Don Pinelli
- Joseph Pinz
- Sergio Rescia
- Antonio Verderosa

BNL Physics Department:

- Hucheng Chen
- Shanshan Gao (thanks for all the characterization results shared today!)
- Chao Zhang

Long History of Noble Liquid Detector R&D at BNL



- BNL pioneered Liquid Argon based detector technology in 1974
- **Readout electronics** has always been an **integral** part of detector R&D effort for **precision measurement** with noble liquid detectors

NUCLEAR INSTRUMENTS AND METHODS 120 (1974) 221-236; © NORTH-HOLLAND PUBLISHING CO.

LIQUID-ARGON IONIZATION CHAMBERS AS TOTAL-ABSORPTION DETECTORS*

W. J. WILLIS†

Department of Physics, Yale University, New Haven, Connecticut 06520, U.S.A.

and


V. RADEKA

Instrumentation Division, Brookhaven National Laboratory, Upton, New York 11973, U.S.A.

Received 14 May 1974

Status of BNL Cryogenic Front-end ASICs

About a decade of development



3 ASICs vs. 1 ASIC solution:

- Initially two readout options were proposed:
 - 3 ASICs vs. 1 ASIC (idea of building 1 ASIC, combining FE/ADC/transmission brought in 2016 and included as parallel path of development)
- Evolutionary development MicroBooNE → DUNE led to the 3 ASIC solution that:
 - Helped perfect the FE (through multiple iterations)
 - Allowed debugging (procedure for ADC calibration)
 - Allowed independent optimization of each chip
 - Disallowed analog – digital interfaces

To meet the demands of next generation experiments -> cryogenic front-end ASIC in a newer technology node - 65 nm


Currently in development: **CHARMS250** (CHARGE amplifier + Shaper -> 65 nm cryogenic analog front-end ASIC with 250 ns shortest peaking time)

CHARMS10 with 10 ns shortest peaking time also planned for development

Targets for CHARMS - DUNE

Deep Underground Neutrino Experiment:

- Major scientific experiment for studying neutrino/antineutrino oscillations, detect neutrinos emerging from exploding stars, search for signs of proton decay
- DUNE far detector (FD) located 1.5 km underground in South Dakota will operate with an intense neutrino beam generated at Fermilab
- DUNE Phase-II FDs will utilize four 10kTon liquid argon time projection chambers (TPCs) to detect ionization charge and scintillation light generated when incident neutrinos interact with argon atoms



Usage	Temperature	Detector Capacitance	Shaping Time	Dynamic Range
FD 3/4 charge readout	89 K	150 pF – 200 pF	250 ns – 2 μs	10 bits
FD 3/4 light readout	89 K	few nF (SiPMs)	10 ns – 250 ns	12-13 bits


Targets for CHARMS - FCC-ee

Electron-Positron Future Circular Collider:



- Proposed to be constructed at CERN to serve as a general precision instrument for exploration of nature at the smallest scales
- Optimized to study with high precision the Z bosons, W pairs, Higgs bosons and top quark pairs
- ALLEGRO (A Lepton coLLider Experiment with Granular calorimetry Read-Out)**, one of the proposed detectors, features a high granularity noble liquid electromagnetic calorimeter (ECAL) at its core

Usage	Temperature	Detector Capacitance	Shaping Time	Dynamic Range
Allegro	89 K	200 pF / 400 pF	200 ns	12 bits (4 fC – 10 pC)


Cold Front-End Boards Integrated on PCB Electrodes



ALLEGRO Ecal Barrel Design



ALLEGRO Detector Layout



CHARMS250V1 specifications

Technology	65 nm CMOS: 1-poly, 9-metal
Supply voltage	1.8 V
Temperature range	77 K – 300 K (optimized for 89 K)
Number of channels	16
Maximum single-ended output swing	1.4 V peak to peak
Gain	4.7 mV/fC, 7.8 mV/fC, 14 mV/fC, 25 mV/fC
Full-scale input charge	300 fC, 180 fC, 100 fC, 56 fC
Baseline selection	200 mV (unipolar, collection mode), 900 mV (bipolar, induction mode)
Adaptive reset current	0.1 nA, 0.5 nA, 1 nA, 2 nA
Peaking time	250 ns, 500 ns, 1 μ s, 2 μ s
Output coupling	DC, AC
Output drive	Shaper, single-ended buffer, differential buffer
Integrated test capacitor	200 fF
Integrated pulse generator	10-bit DAC based
Configuration control	I ² C based for providing digital assistance (programmable gain, peaking time, baseline, RQI)


R & D ongoing on extending the full-scale input charge range to 10 pC (CHARMS250 V2A and V2B)

CHARMS10 (peaking time range 10-200 ns) also planned for development


- Key features and challenges
 - **65 nm** CMOS with **thick oxide** → To limit gate leakage current and **parallel noise contribution**
 - **Low** power consumption (6-11 mW per channel) → support detector electrodes with **fine segmentations**
 - **Cryogenic** operation with **long lifetime of electronics** → achieve optimum **SNR**

CHARMS250V1 Architecture and functionality

3-ASIC solution




CHARMS250 Top-level block diagram




Front-end ASIC (CHARMS250) acts as an anti-aliasing filter

CHARMS250 Analog Channel Schematic and Impulse Response



Impulse Response ->



Peaking time (T_p)	Cut-off frequency (f_{3dB})	Sampling frequency ($f_s = 2/T_p$)	Gain change at f_s
0.25 μs	820 KHz	8 MHz	-79 dB
0.5 μs	411 KHz	4 MHz	-71 dB
1.0 μs	205 KHz	2 MHz	-68 dB
2.0 μs	102 KHz	1 MHz	-66 dB

Noise minimization strategy

$$ENC^2 = (C_d + C_{in})^2 \left(A_w v_n^2 \frac{1}{T_p} + A_f K_f \right) + A_p i_n^2 T_p$$

(Sum of **white series noise**, **1/f series noise** and **parallel noise** components)


$$ENC_f^2 = K_f \frac{(C_d + C_g)^2}{C_g} N_f \Rightarrow C_g = C_d$$

$$ENC_w^2 = 4k_B T n \gamma \alpha_w \frac{(C_d + C_g)^2}{g_m(C_g)} N_f \Rightarrow C_g = \frac{1}{3} C_d$$

Input stage transistor sized to have $C_g \sim 40$ pF, optimal choice for minimizing noise with $C_{det} \sim 150$ pF with given power budget

Input transistor implemented with 30 copies of transistors of width of 20 μm and 40 fingers


	Minimum allowable transistor length	Input transistor length	Input transistor width
180 nm (LArASIC)	180 nm	270 nm	20 mm
65 nm (CHARMS250)	280 nm	400 nm	24 mm




- Input stage transistors for A_1 implemented using thick oxide (2.5 V) devices in 65 nm for CHARMS to limit leakage current and associated **parallel noise**
- Thin oxide device of the same dimensions has a gate leakage current of ≈ 20 nA, contributing almost 200 electrons to the ENC for 1 μs peaking time and triangular weighting function!

Single Channel Prototype: CHARMS250V1

CHARMS250V1 prototype block diagram








CHARMS250V1 prototype layout







Submitted for fabrication in June 2025; received in October 2025.

CHARMS250V1 Characterization Results



No significant gain change at LN2 compared to RT



Measured peaking times at LN2





Tr: 10%-90% amplitude
Tp: 5% to peak amplitude

Pulse response comparison at RT and LN2




Gain: 14 mV/fC
Tp: 1 μ s



Gain: 14 mV/fC
Tp: 250 ns




Measured ENC at RT and LN2 (Gain: 14 mV/fC)



Mica caps as Cd

RT	14mV/fC				LN2	14mV/fC			
Cd	250ns	500ns	1us	2us	Cd	250ns	500ns	1us	2us
ADC	36	35	34	34	ADC	26	24	24	24
0	986	841	770	836	0	369	300	240	289
50	1260	1037	958	936	50	513	422	327	317
100	1579	1270	1077	1019	100	672	518	461	439
150	1942	1516	1231	1125	150	828	650	564	510
200	2253	1753	1399	1193	200	985	799	649	610



CHARMS250V1 Noise Projection and Test Summary



- Noise (ENC) in FE ASIC vs temperature and peaking time of the anti-aliasing filter
 - **White series noise** which is dominant at short peaking times **decreases** the most with temperature.
 - The remaining noise is dominated by $1/f$ noise, which is independent of the peaking time.

CHARMS250V1 meets most design expectations:

- **< 10 mW** per channel: preamplifier + shaper \sim 5.5 mW (from simulation) + other blocks (biasing, BGR, DAC etc.)
- Works at **77K** (-196°C) – 300K
- **Excellent noise performance** at cold
- **Good peaking time and linearity** (some non-linearity in response seen for large charges at LN2; currently being debugged and understood)




Peaking Time	250ns	500ns	1000ns	2000ns
RT	6.4	4.6	3.1	1.8
LN2	3.1	2.5	2.1	1.9

Noise Projection (e^-/pF)

Extending the dynamic range of CHARMS250 to 10 pC (CHARMS250V2A and CHARMS250V2B)

Updates needed for extending the dynamic range to 10 pC for ALLEGRO



Amplification

Filtering


Output drive

- Current front-end designed to process charges up to 300 fC, CA₁ charge gain = 20, minimum CA₂ charge gain = 3
- C_{f1} ~ 1 pF, C_{f2} ~ 8 pF, So for 300 fC Q_{in}, V_{out1} swing is ~ (300 fC/1pF) = 300 mV and V_{out2} swing is ~ (300 x 20 fC/8 pF) = 750 mV
- For larger values of Q_{in}, V_{out1} starts to saturate → **We need to increase C_{f1} (by 30x for ~30x increase in input charge range)**
- **By simply increasing Cf1, front-end saturation up to 10 pC can be prevented, but noise increases by 10x or more**

CHARMS250V2A: Dual parallel gain paths

CHARMS250V2A (Dual parallel gain paths) architecture


- Two parallel gain and shaping filter paths, combined ac-dc coupling and output buffer



- High gain path optimized for low noise; low gain path (note lower power consumption) output has higher noise but allows high dynamic range
- With $C_{in} = 200$ pF, $C_{c1} = 200$ pF, $C_{c2} = 60$ pF, charge coupled to the two paths:
 - $Q1 = Q_{in} * C_{c1} / (C_{in} + C_{c1} + C_{c2}) = 0.43 * Q_{in}$, $Q2 = Q_{in} * C_{c2} / (C_{in} + C_{c1} + C_{c2}) = 0.13 * Q_{in}$
- Possible to optimize noise further by tuning charge split ratio and CA1 gain

CHARMS250V2A transfer characteristics


Input charge vs. output amplitude




Gain setting index	Gain value	Charge range
1	11.3 mV/fC	125 fC
2	6.3 mV/fC	220 fC
3	3.3 mV/fC	430 fC
4	2 mV/fC	700 fC
5	0.12 mV/fC	11.6 pC

Transient response for CHARMS250V2A

Input charges from 10 fC – 500 fC, gain index: 4




Input charges from 1 pC – 10 pC, gain index: 5



Noise for CHARMS250V2A, peaking time = 250 ns (RT)

$C_{in} = 200 \text{ pF}, Q_{in} = 100 \text{ fC}$




Corresponding SNR for:

MIP (4 fC): ~ 8

Gain transition point (700 fC): ~176



$C_{in} = 400 \text{ pF}, Q_{in} = 100 \text{ fC}$




Corresponding SNR for:

- MIP (4 fC): ~ 5

- Gain transition point (700 fC): ~121

CHARMS250V2B: Front-end with dynamic feedback capacitance switching

Dynamic feedback capacitance switching in CA1 for CHARMS250V2B





Circuitry in red added to original CHARMS250V1 CA1 circuit:

- Initially C_{f1} in feedback path, C'_{f1} disconnected from feedback path and connected to references (equal to amplifier input/output DC potentials):
- If amplifier output (V_{out1}) crosses a threshold (V_{th}), V_{sw} goes high, and connects capacitor C'_{f1} to amplifier input and output.
- After some delay ($\Delta 1$), V_{sw} goes low and C'_{f1} is disconnected from the feedback path.
- The compensation capacitor network follows a similar sequence (we need extra compensation capacitance with larger feedback capacitance to make the amplifier loop stable)

CHARMS250V2B transfer characteristics for charges up to 10 pC



Input charge vs. output amplitude



Noise for CHARMS250V2B, peaking time = 250 ns (RT)

$C_{in} = 200 \text{ pF}$, $Q_{in} = 100 \text{ fC}$

$C_{in} = 200 \text{ pF}$, $Q_{in} = 5 \text{ pC}$




Corresponding SNR for:

- MIP (4 fC): ~ 13
- Gain transition point (100 fC): 15

Compared to CHARMS250V2A, CHARMS250V2B shows:


- **Lower noise** on **high gain path** (greater charge coupling, higher overall gain)
- **Higher noise** on **low gain path** (larger 60x feedback capacitance to accommodate charges up to 10 pC in reduced voltage swing of ~ 1V)

Solution for handling KHz event rates: dynamic I_{RQI} increase




Circuitry in green added to original CHARMS250V1 CA1 circuit:

- For amplifier A1 output V_{out1} higher than a certain threshold, we add additional reset current (implemented as a current DAC with strength dependent on V_{out1} value)
- Additional reset current source turned off in steady state (no increase in steady state IRQI, no addition of constant parallel noise due to higher IRQI).



CHARMS250V2B noise with dynamic reset current increase, peaking time = 250 ns, $C_{in} = 200$ pF (RT)



Summary

- CHARMS family of low-noise cryogenic analog front-end ASICs in 65 nm being developed at BNL.
- CHARMS250V1 prototype fabricated and characterized at BNL; shows good noise performance down to 77 K.
- Two front-end architectures to extend the full-scale input charge range of CHARMS250V1 to 10 pC being developed:

	CHARMS250V2A	CHARMS250V2B
Architecture	Dual parallel gain paths	Dynamic feedback capacitance switching
# of inputs	2 (if coupling capacitor external)	1
# of outputs	2 (signal, enabled path)	1
ENC (C_{in} = 200 pF, T_p = 250 ns, room temperature)	High gain mode: 3.4k e-	High gain mode: 1.9k e-
	Low gain mode: 24k e-	Low gain mode: 40k e-
Power per channel (amplifier + shaping filter)	8.2 mW	6 mW



- Future work includes R&D for CHARMS10 with wide-dynamic range and shortest peaking time down to 10 ns.

LArASIC, CHARMS Reference: P. Mukim *et al.*, "Cryogenic Front-End ASICs for Low-Noise Readout of Charge Signals," in *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 72, no. 4, pp. 1496-1509, April 2025, doi: 10.1109/TCSI.2024.3506828.


Backup Slides

LArASIC summary



- LArASIC MPW met all the DUNE requirements
- 24,000 LArASIC chips being deployed in DUNE Phase-I Far Detectors (2 10kTon LAr Time Projection Chambers (TPCs))
- Final version (P5B) has improved input ESD protection compared to P5 -> Achieved ~97% yield at room temperature



Oscilloscope outputs at 77 K



Measured peaking times




250 wafers LArASIC production run for DUNE 75k P5 and 75k P5B chips


8" wafer with 610 LArASICs P5 and P5A(B) w. increased ESD protection

Very small deviations seen between RT and LNT in the measured peaking time and channel gain (< 2%)



LArASIC measurement results



High linearity



Low crosstalk
(mean: 0.04%)




Low noise

Temperature	Baseline	Power consumption (mW)		
		Buffers off	SE on	SEDC on
300 K	200 mV	5.6	9.0	10.7
77 K	200 mV	5.3	8.8	10.8
300 K	900 mV	5.8	9.5	10.6
77 K	900 mV	5.5	9.1	10.5


Power consumption

Charge amplifier design and transient response


- Charge amplifiers use current-mirror based adaptive continuous reset ($I_{RQI} = 100$ pA, 500 pA, 1 nA or 2 nA)
- Pole-zero cancellation implemented in each stage



- A_1 and A_2 : 3-stage amplifiers (> 100 dB gain for each, at both room and LAr temperatures)
- Charge gain provided by $CSA_1 = 20$
- Charge gain (programmable) provided by $CSA_2 = 3$ or 5 or 9 or 16




Shaping filter design



Component values for CHARMS250

Resistor	Value (kΩ)	Capacitor	Value (pF)
R ₀	0.3		
R _u (R ₁)	7.5	C ₁	11.9
R ₂₁ , R ₄₁ , R ₄₂	18	C _u (C ₂₁)	5.9
R ₃₁	60	C _u (C ₃₁)	1.39
R ₂₂	36	C _u (C ₂₂)	5.5
R ₃₂	39	C _u (C ₃₂)	1.13



$$V_{s1}(s) = -I_2(s) \frac{R_1}{(1 + sC_1R_1)}$$

$$V_{s2}(s) = -V_{s1}(s) \frac{1}{R_{21}R_{41}C_{21}C_{31} \left(s^2 + s \left(\frac{1}{R_{21}C_{21}} + \frac{1}{R_{31}C_{31}} + \frac{1}{R_{41}C_{21}} \right) + \frac{1}{R_{31}R_{41}C_{21}C_{31}} \right)}$$

V_{s3}(s) is similar.....





Fig. 3. Impulse responses of the Gaussian filters.


- Peaking time is programmable (0.25 μs – 2 μs)
- Lower series noise with longer shaping times
- Implemented shaper is a 5th order semi-gaussian filter with complex conjugate poles
- Semi-gaussian shaper has a faster return to baseline than a CR-RCⁿ shaping filter
- Faster tail lowers contribution of parallel noise
- Symmetric rising and falling edges also helpful for mitigating pile-up of events
- A₃, A₄, A₅ are two-stage miller compensated differential amplifiers
- V_{ref1}, V_{ref2}, V_{ref3} selected based on output baseline setting




Ref: Veljko Radeka, Signal Processing for Particle Detectors

Analog chain simulated impulse response at LArT


I_{in} : Input current
 I_1 : Amplifier 1 output current
 I_2 : Amplifier 2 output current




V_{s1} : Shaper stage 1 output voltage
 V_{s2} : Shaper stage 2 output voltage
 V_{s3} : Shaper stage 3 output voltage



Programmable gain
 (4.7 mV/fC, 7.8 mV/fC,
 14 mV/fC, 25 mV/fC)




Programmable peaking
 time (0.25 μ s, 0.5 μ s,
 1.0 μ s, 2.0 μ s)





Non-collecting mode
 (Bipolar charges with
 magnitude 25 fC, 50 fC,
 75 fC, 100 fC)

Output buffer design – single ended (SE) buffer







- Based on a folded-cascode current-mirror based operational transconductance amplifier
- Comprises of parallel NMOS and PMOS input pairs to support rail-to-rail operation
- Monticelli class-AB output stage used
- High open-loop DC gain (> 110 dB at LArT) ensures minimal introduction of distortions in the output signal
- Suitable to drive tens of pF of capacitance load (chip-to-chip trace)

SE Buffer impulse response with 100 pF load



Output buffer design – single ended (SEDC) buffer

Main loop




CMFB loop


- Simpler, more compact and power-efficient compared to resistor or 3-operational amplifier based SEDC designs
- Circuit implementation similar to SE buffer, but core is fully-differential (inputs and outputs)
- Noise transferred from common-mode input signal (V_{cm}) to the output with 6 dB gain
- Global and local noise filtering implemented for V_{cm}
- Both common-mode and differential paths have high open loop DC voltage gains (> 110 dB) and comparable bandwidths (~100 MHz) at LArT
- Helps with crosstalk cancellation

SEDC Buffer impulse response with 100 pF load

Q = 25 fC, charge gain = 20 x 3, collecting mode, programmable peaking time






Q = 25 fC, peaking time = 250 ns, non-collecting mode, programmable charge gain



Programmable 5-bit RQI subtraction implemented in CHARMS250

Response with different values of I_{RQI}




Baseline drift reduced


- Programmable I_{RQI} subtraction provides immunity against process mismatches and layout induced non-ideality
- For M_{n1} and M_{n3-sub} operating in deep-subthreshold ($I_{RQI} \propto e^{(V_{gs}-V_{th})/(q\eta kT)}$), variance in I_{RQI} at LNT almost 10x higher than at RT
- Previously, with fixed I_{RQI} subtraction, even few-millivolts of V_{gs} difference at M_{n1} and M_{n3-sub} due to IR drop in ground rail was seen to cause subtraction to become $> 20 \times$ and make the second stage reset mechanism non-operational

Simulated response for full-charge range and linearity


Shaping filter output (V_{s3}) for input charges up to 300 fC for different peaking times




$T_p = 0.25 \mu\text{s}$




$T_p = 1.0 \mu\text{s}$



$T_p = 0.5 \mu\text{s}$




$T_p = 2.0 \mu\text{s}$




Noise (simulated) with $C_d = 160$ pF

Room temperature



Liquid argon temperature





- 60-75% noise contribution is from the input transistor (thermal noise contribution dominates, flicker noise contribution is less than 5 %)
- These simulations may be too optimistic

Power Consumption & Preliminary Pulse response

Single-ended output with single-ended buffer disabled				
	Voltage /mV	1Ohm /mV	current / mA	Power /mW
VDDO(R67)	1795	0	0	0.0
VDD1P1(R69)	1105	0.009	0.009	0.0
VDDA(R60)	1789	1.812	1.812	3.2
VDD(R61)	1797	3.204	3.204	5.8
total /mW			5.025	9.0


Single-ended output with single-ended buffer enabled				
	Voltage /mV	1Ohm /mV	current / mA	Power /mW
VDDO(R67)	1792	0.785	0.785	1.4
VDD1P1(R69)	1105	0.009	0.009	0.0
VDDA(R60)	1789	1.812	1.812	3.2
VDD(R61)	1784	4.697	4.697	8.4
total			7.303	13.0

Differential output with SEDC enabled				
	Voltage /mV	1Ohm /mV	current / mA	Power /mW
VDDO(R67)	1790	1.593	1.593	2.9
VDD1P1(R69)	1105	0.003	0.003	0.0
VDDA(R60)	1789	1.814	1.814	3.2
VDD(R61)	1784	4.974	4.974	8.9
total			8.384	15.0



Gain doesn't change significantly at both warm and cold




Embedded Calibration Capacitor measurement





$$C_{ref} = 1.203\text{pF}$$

- If ΔV is constant
 - $C_{cali} : C_{ref} = A_{cali} : A_{ref}$

C_{cali} is MIM (Metal-Insulator-Metal) capacitor, low temperature coefficient.






Gain at RT and LN2 (1 μ s peaking time)




No significant gain change at LN2 compared to RT

CHARMS250V2B response for 200 Hz event rate



- **Amplifier A1 return to baseline takes ~ 1 ms**
- **For slow event rates, both CHARMS250V2A and CHARMS250V2B have the correct gain path enabled**

CHARMS250V2B response for 5 KHz event rate



- However, for event rates in the range 1-100 KHz, slow return to baseline for amplifier A1, can have low gain path be enabled incorrectly
- We need a way to return to baseline faster, without adding noise