



# Development of the COFFEE Chip for Particle Tracking

— *A MAPS in 55 nm HVCMOS process for CEPC ITK and LHCb UP*

Yang ZHOU (IHEP)




On behalf of the HV-CMOS pixel sensors in 55nm process collaboration

CMOS SENSOR IN  
FIFTY-FIVE NM PROCESS


The XIII FRONT-END ELECTRONICS WORKSHOP, Paris, France, 18-22 May, 2026

# Background & Motivation

Current R&D targets for two applications :




The CEPC Inner Tracker (ITK)




LHCb Upstream tracker upgrade II (UP)

# Key Performance Metrics for Both Applications



CEPC ITK: 3 barrels layers + 4 pairs of endcap disks




LHCb UP: 4 layers of endcap

- **Time resolution:**  $\sim 3 - 5$  ns for precise tagging of bunch crossing ( $\sim 23$  ns for CEPC, 25ns for LHCb);
- **Spatial resolution:** Spatial resolution:  $\sim 8$   $\mu\text{m}$  in the R- $\phi$  (bending) direction for CEPC, with less stringent requirements for LHCb;
- **Power dissipation:**  $< 200$  mW/cm<sup>2</sup> ;
- **Max hit rate:**  $\sim 100$  MHz/cm<sup>2</sup> for LHCb UP ;
- **Radiation tolerance:** 250 Mrad &  $4 \times 10^{15}$  n<sub>eq</sub>/cm<sup>2</sup> ;
- **Sensor thickness:**  $< 200$   $\mu\text{m}$ ;

# HV-CMOS Pixel Sensor: a promising candidate for both applications

Target specifications for design


Performance Metrics	Sensor Design Specifications
Time resolution	~3–5 ns
Spatial resolution (Pixel size)	~ 30 $\mu\text{m}$ $\times$ 150 $\mu\text{m}$
Power dissipation	< 200 mW/cm <sup>2</sup>
Max hit rate	~100 MHz/cm <sup>2</sup>
Radiation tolerance	250 Mrad & $4 \times 10^{15}$ neq/cm <sup>2</sup>
Sensor thickness	< 200 $\mu\text{m}$
Sensor dimension	~2cm $\times$ 2cm, ~90% sensitive area




Cross-section of a typical HV-CMOS pixel sensor.

- The sensor can be fully depleted, featuring fast signal collection and good radiation tolerance.
- Since this technology was first developed in the early 2000s. A wide range of chips have been designed, exhibiting outstanding performance. Such as ATLASPix, MuPix, LF-MonoPix, RD50-MPW series, RadPix, MightyPix ..... (All fabricated using the 180 nm/150 nm process).
- Starting from the 55 nm process, we intend to meet the overall performance demands of both applications, while expanding available MAPS process possibilities for the high-energy physics community.

# Main Tasks Carried Out in Parallel



# COFFEE Series Development Roadmap



# Design Overview of COFFEE2

## Three independent regions in COFFEE2:

### 1. Passive diode arrays:

- Various sensing structures: DNW, *For the commercial process characteristics study*, distances, with/without P-stop ;


### 2. An active pixel matrix including 3 variations of pixel design:

- To quantitatively evaluate the “cross-talk” issue of HV-CMOS pixel sensor technology in the new process and guide the overall design of the future detector chip

### 3. An active pixel matrix with a new readout architecture:

- Very small pixel size  $25 \times 25 \mu\text{m}^2$  (for a HV-CMOS pixel sensor);
- New matrix readout architecture;

Digital peripheral data processing included;



The COFFEE2 design includes three independent regions.

**Published paper: 1.** NIMA Volume 1069 P169905 (2024)

<https://doi.org/10.1016/j.nima.2024.169905>;


**2.** 2025 JINST 20 C03023 . <https://doi.org/10.1088/1748-0221/20/03/C03023>;

**3.** 2025 JINST 20 C10011. <https://doi.org/10.1088/1748-0221/20/10/C10011>;




# Investigation of the Commercial Standard Process: results from COFFEE2


## ➤ The in-pixel amplifier & comparators work as the simulation predicts






The CSA output versus different injection voltages



CSA output as function of charge injection




## ➤ Clear response to laser/<sup>55</sup>Fe / <sup>90</sup>Sr sources: depleted depth ~ 10 μm @ sensor bias -30V






# Investigation of the Commercial Standard Process: results from COFFEE2

➤ Breakdown voltage:  $\sim -70V$  for regular resistivity wafer ( $10 \Omega \cdot cm$ ).




IV curve test result

Breakdown takes place between DNW and p-type surface. Lowering p-type concentration at DNW edge (using high-resistivity wafers) improves breakdown voltage.




TCAD simulation



CV test results of a pixel with or without P-well inside.

Pixel layout size:  $40 \times 145 \mu m^2$


P-WELL inside version cover  $\sim 50\%$  area of the pixel



➤  $C_{diode}$  is  $\sim 200 fF$ , dominated by P-well-to-DNW capacitance.




# Investigation of the Commercial Standard Process: results from COFFEE2



➤ Process limitation: in-pixel design


In-pixel digital signal may cause parasitic charge injection throw NW into sensing DNW. (cross-talk)

In-pixel CMOS comparator design



(a)

In-pixel NMOS comparator design




(b)

Test results of cross-talk issue:

- (a) CSA output when the CMOS discriminator on (yellow) and off (white) with the corresponding CMOS discriminator output (blue);
- (b) CSA output (yellow) when the NMOS discriminator on (green).

# Layout and Targets of COFFEE3



- **Architecture 1: In-pixel NMOS design** to avoid cross-talk risk.
- **Architecture 2: In-pixel CMOS design** for Potential Future Process Modifications

## Main design:


- **Two independent readout architecture**, both could be scaled to large sensor ( $\sim 2 \times 2 \text{ cm}^2$ );
- Necessary digital and analogue Peripheral Function Modules;

## To answer:

- 1. If it possible to meet** (Time resolution  $\sim \text{ns}$ ; Spatial resolution  $\sim 10 \mu\text{m}$ ; Hit rate  $\sim 100 \text{MHz/cm}^2$ , Power dissipation  $< 200 \text{mW/cm}^2$ ) **at the same time?**
- 2. What's more can 55 nm process bring to HV-MAPS?**

# Readout Architectures

**Architecture 1:** In-pixel NMOS design, after digitization, each pixel data is transmitted in parallel to the bottom of the array, where time stamps are added.




Readout concept of Architecture 1, similar with ATLASPix, MightyPix, MuPix, etc

## Targets:

- *Potential for Low power consumption or high position accuracy*


**Architecture 2:** employs a TDC within each pixel. Particle hit information (arrival time, end time) is recorded locally in each pixel and then read out to the bottom of the array in priority order.




Readout concept of Architecture 2, similar with RadPix, MonoPix, Timepix (hybrid), etc.

- *More possibilities & High hit density processing capability*


# Design Specifications: Chip System-Level Simulation




50 000 Bunch crossing physics simulation data at LHCb UP for future LHC upgrades.




Electric field conditions obtained from TCAD.




Signal collection information provided by Allpix<sup>2</sup>.




The final chip arrangement on the detector.



Hit-rate Variation of Pixels Inside Extreme-Position Chips




- **Analogue pile-up:** Analogue signal width;
- **Digital pile-up:** Data processing speed and FIFO depth;
- **Output Link Num. and speed and on chip Data Compression Algorithm;**
- .....




System C based ASIC behavioral description framework, to guarantee >99% detection efficiency.

# Architecture 1: design for Higher Hit Density Processing Capability


## Architecture 1: Pixel Hit Parallel Transmission to Array Bottom




Each column shares an EoC module



- This concept with 1 EoC for each column, while hit density increase, the timestamp information maybe inaccurate.



One pixel column architecture in COFFEE3.




At UP extreme positions, digital logic induced **efficiency loss is ~1%**.


- **Limitation: while hit density increase (eg. > several tens of Mhz/cm<sup>2</sup>)**
  - **Timestamp information inaccurate;**
  - **Efficiency loss;**
- **To handle higher hit rates: 4 EoC modules for each column, and two FSMs for each Eoc in COFFEE3.** The area of the peripheral digital circuits does not significantly increase (still much less than 10% of the whole sensor).

# Architecture 2: for more possibilities & High hit density processing capability

**Architecture 2:** the event time information are **recorded within each pixel**. Then read out to the bottom of the array in order of priority (Efficiency > 99.9% @ UP while READ ≤ 100 ns).




No limitations like Architecture 1, time information is accurate.




Layout of 2 × 3 pixels, signal pixel size is 40 × 145 μm<sup>2</sup>

*\*The actual manufacturing size will be scaled down to 0.9 times the layout size.*




➤ **More integration in-pixel:** The analog front-end, comparators, in-pixel DACs, priority readout structure, memories, and TDCs have all been integrated within a limited pixel area. This further enhances the capability of HV-MAPS to provide high-precision hit information in high hit density applications.


# Architecture 2: Low-Power Design Considerations



Peripheral DLL and duplicated in-pixel VCDL



The comparator output is used for VCDL



6 phases are used for Leading edge and 2 of them are used for tailing edge.


## Design of in-pixel Coarse-fine TDC: for lower power dissipation

4.16ns fine timestamp for LE


- Only a small VCDL block in-pixel (DLL is at the Peripheral);
- Almost no static power consumption for in-pixel TDC: only works while pixels are fired;
- Low power for Coarse time-stamp distribution into pixel matrix: 20 Mhz (Convert to 40 MHz, within the pixel);
- One delay line for both Leading edge and Tailing edge information.

# Common design: In-pixel Analogue Front-end

- CSA+NMOS comparator in Architecture 1



- CSA+CMOS comparator in Architecture 2



Simulation based on the expectation of using high-resistivity wafers in the future.


## Key design performances:

- Response time:** one contribution to time resolution;
- Power dissipation:** main contribution to total power;
- Time Over Threshold:** analogue pile-ups in high hit density applications;
- Noise:** one contribution to time resolution, also affect detection efficiency and fake hit rate;


$C_{\text{diode}}$	~200 fF (Estimated)
Signal distribution	2k - 20ke- (Assuming high-resistivity wafer)
Threshold set	5 times of noise values

# Common design: In-pixel Analogue Front-end

## ◆ Time over Threshold:




Efficiency vs ToT while the hit density @ 100 Mhz/cm<sup>2</sup> (only analogue part)



Simulation results of ToT distribution of a MIP in HV-CMOS pixel sensor (2ke- --> 20ke-).

**The maximum ToT (for MIP) is limited to ~1μs, ensuring far less than 1% efficiency loss due to analogue pile-up while the hit density reaches 100Mhz/cm<sup>2</sup>.**

# Timing Resolution Budget



Typical time measurement detector structure.

Signal charge distribution, analog front-end design, comparator threshold setting, etc.

$$< (4 \text{ ns})^2$$

$$\sigma_t^2 = \sigma_{\text{TW}}^2 + \sigma_{\text{J}}^2 + \sigma_{\text{TDC}}^2 \cdot$$

Electronics noise, threshold inconsistency from pixel to pixel, etc.

$$< (2 \text{ ns})^2$$

(TOT compensation not included)

TDC quantization noise:  
Time stamp bin size/ $\sqrt{12}$

$$< (2 \text{ ns})^2$$


**Time resolution < 5 ns**

The current analysis does not incorporate TOT compensation, clock delay (~1ns, compensable), or clock jitter (ps-level) effects.


**The final performance highly depends on the final process condition we could access.**

# Common design: In-pixel Analogue Front-end

- ◆ **The time-walk:** simulations for MIP in fully depleted 200  $\mu\text{m}$  thick sensor.



Time walk: 13.5 ns




Time of Arrive: 5 ns -  $>$  20 ns

- ◆ **Power:**  $\sim 10 \mu\text{W}/\text{pixel}$  for in pixel CSA + Comparator

- ◆ **Noise:**  $\sim 120 e^-$  (in test results section)

# Preliminary Estimation of Chip Power Consumption and Area




Estimated layout of a full size HV-CMOS sensor.

**Estimated overall power consumption and area** (based on architecture 2)

--- on the expectation of using high-resistivity wafers in the future.

	Pixel matrix	Peripheral	Overall
Area	$20 \times 18.4 \text{ mm}^2$	$20 \times 1.6 \text{ mm}^2$	$20 \times 20 \text{ mm}^2$
Total power consumption	~580 mW	~ 22 mW (may overly optimistic)	~ 602 mW
Power density	~ <b>158 mW/cm<sup>2</sup></b>	~ <b>123 mW/cm<sup>2</sup></b> (estimate one data Transmitter channel)	~ <b>150 mW/cm<sup>2</sup></b> (hit density related dynamic power not included yet)




# The Preliminary Test Results of COFFEE3



# Response of Full Readout Chain with Laser Test

Architecture 2: in-pixel TDC

Architecture 1: in-pixel NMOS design




The full readout chain works for both of the two readout architectures.

Sensing diode → in-pixel (CSA\comparator\TDC) → EOC (digital peripheral) → data link → DAQ

# Test Results of Functional Modules

All the functional modules designed in COFFEE3 work:

- PLL works up to 640Mhz



- LVDS driver/receiver works at 640 Mhz support 1.28 Gbps data link










Fig 3.1.1 LVDS block diagram

- Delay line for in-pixel TDC works as expected



# In Pixel Analog Front-End Test Results




Measured TOT-threshold relationship matches simulation results.

No significant calibration peak (1640e<sup>-</sup> for 5.9 keV X-ray) is observed.


# In Pixel Analog Front-End Test Results

S-curve results of the In-pixel TDC version: Each pixel integrates a 4-bit DAC for threshold tuning


Before threshold tuning




After threshold tuning




Threshold Variation Noise: 34.7mV



Threshold Variation Noise: 4.6 mV




Temporal Noise: 5.5 mV



If we take 0.1V as the calibration peak of  $^{55}\text{Fe}$ , noise after tuning would be  $\sim 120 e^-$  (results are just obtained, very preliminary and need further confirmation.)


# Laser Response of Dual-Column Pixels



## Laser response test of pixel array:


1000 laser injections per position with a  $200\ \mu\text{m}$  moving step, covering an equivalent pixel interval of  $\sim 5$  pixels ( $180\ \mu\text{m}$ , pixel size =  $36\ \mu\text{m}$ ).

2column  $\times$  48 rows pixel



# The preliminary test results are positive

However, standard commercial 55nm HV-CMOS process is by no means the ideal MAPS process




1. Triple-well process → cross-talk risks between sensor (deep-n) and PMOS transistors; → **Restrict the flexibility of in-pixel design;**
2. Break down at  $\sim -70V$ ; → **Extremely limits the SNR.**
3. No access of high-resistivity wafers;

In collaboration with the Foundry, some process modifications have just been made


**for better sensor performances**

# Process Modifications for better Sensor Performances

## Modifications :




➤ Breakdown V: 70 --> > 400V



➤ Capacitance of VDNW/p-sub:  
~ hundreds fF --> ~ tens of fF

- ◆ Add layers: Deep-PW & Very-deep-NW;
- ◆ Change doping rules affecting breakdown voltage;
- ◆ Replace wafer: from 10  $\Omega \cdot \text{cm}$  --> >1k/2k/4k  $\Omega \cdot \text{cm}$ ;



➤ Depletion depth: ~10  $\mu\text{m}$   $\rightarrow$  >200  $\mu\text{m}$

**Huge S/N gain** : Signal increase >10 times, while  $C_{\text{diode}}$  reduce


# First Design based on Modified Process: CHiR 1.0

20 times the layout size of COFFEE3, can be diced into a number of chips serving various goals:

- **Guard rings & Passive sensor design validation:**
  - (A) 20 arrays of 3x4 passive pixels with diff guard ring designs, each can be diced into individual 1x1 mm<sup>2</sup> chip;
- **In-pixel FE and Active pixel matrix design validation:**
  - (B) 9 variations of in-pixel FE designs & 12 variations of pixel sizes;
  - (C) A 256 × 64 pixel matrix (pixel size 38 μm x 150 μm) with digital periphery;
- **Analogue IP & Digital modules and transistors validations**
  - (D) necessary analog IPs: PLL, DAC, LVDS, SLDO ...
  - (E) alternative small pixel arrays and SLDO versions
  - (F) digital modules and transistors for TID and SEE studies

The chip is expected to be returned next month.


Answers to many key questions can be expected!



Layout of CHiR1.0, submitted Jan. 24, 2026

# Summary and Outlook

- We have complete the design of COFFEE2/3 in a commercial 55nm HV-CMOS process; The preliminary test results are positive, more performance tests are in progress;
- The first design **CHiR 1.0**, based on the modified process has been submitted; **answers to many key questions can be expected!** If everything goes well, the design optimization will be implemented based on the modified process.
- Hopefully, we could have the full-function and full-size chip at the end of 2027.



Target: Time resolution ~ ns; Spatial resolution ~10  $\mu\text{m}$ ; Power dissipation < 200mW/cm<sup>2</sup> ;

# Acknowledgements

---

## Name list: Random ranking

Leyi Li, Xiaoxu ZHANG, XiaoMin WEI, Weiguo LU, Pengxu LI, Mei ZHAO, Yang ZHOU, Bingchen Yan, Anqi WANG, Yuanhong JIAO, Yang CHEN, Yujie WANG, Huimin Wu, Zexuan ZHAO, Yu ZHAO, Zheng Wei, Jianpeng DENG, Zhan SHI, Kunyu XIE, Xinhao XIE, Xiaolong WANG, Ziyang ZHANG, He HUANG, Junyuan YAN, Shenyao TANG, Hui ZHANG, Ruoshi DONG, Yang CHEN, Xuekang LI, Xinyang GUO, Zhuojun CHEN, Hui ZHANG, Zhiyu XIANG, Zijun XU, Zeng CHENG, Kang LIU, Menke CAI, Boxing WANG, Yuman CAI, Mingjie FENG, Lei ZHANG, Meng WANG, Hongbo ZHU, Yiming Li, Jianchun WANG .....



& Independent KIT design in COFFEE2: Hui ZHANG, Ruoshi DONG, Ivan PERIC;



**Thanks for your attention!**



# Power Dissipation

## Architecture 1:

- in pixel matrix:  $\sim 10 \mu\text{W}/\text{pixel}$


## Architecture 2:

- in pixel matrix:
  - Two analogue FE design:  $\sim 10 \mu\text{W}/\text{pixel}$ ;
  - Power for time-stamp distribution:  $\sim 20 \text{ mW}/\text{cm}^2$ ;
  - Fine time TDC: **only work in fired pixel**;
  - Hit density related dynamic power consumption: not yet evaluated;


Layout area and simulated power consumption of the peripheral functional modules

Peripheral modules	area	Frequency	Power consumption
Digital module	$\sim 1.2\text{mm} \times 18 \text{ mm}$	40 Mhz	$\sim 40 \text{ mW}/\text{cm}^2$ (estimated)
PLL	$360 \times 360 \mu\text{m}^2$	160/320/640 Mhz	0.98/1.76/2.66 mW
LVDS Receiver	$70 \times 140 \mu\text{m}^2$	40/160/320/640 Mhz/	1.13/1.58/2.18/3.38 mW
LVDS Transmitter	$112 \times 250 \mu\text{m}^2$	40/160/320/640 Mhz	4.87/5.04/5.27/5.73 mW


# Architecture 1: a simple in-pixel design leads a small $C_{diode}$



TCAD simulation of the CV for one pixel.



CV test results of a pixel with or without P-well inside.



◆ The power consumption:

$$\tau_{CSA} \propto \frac{1}{g_m} \frac{C_d}{C_f}$$

$$TW \propto \tau_{CSA} \frac{V_{TH}}{V_{sig,min}}$$

For a determined temporal response, **a smaller  $C_d$  and larger signal** are crucial to reduce the power consumption of the in-pixel amplifier.

**Architecture 1: only a CSA and a comparator in pixel → very compact in-pixel ASIC layout.**

**-->> potential for low power or small pixel size (high position accuracy)**