

# A Low-Power Fully Depleted Monolithic CMOS Pixel Detector with Time and Charge Measurement for Space-Based Compton Imaging

Matteo Barbagiovanni<sup>(1,2)</sup> on behalf of the Space it Up! collaboration

Politecnico di Torino<sup>(1)</sup> / INFN Sezione di Torino<sup>(2)</sup>



Politecnico  
di Torino



# Space Compton Telescope

## Science Driver

### MeV Gap


Target the MeV gap (100 keV – 1 GeV) currently invisible to Fermi-LAT (20 MeV – 300 GeV) → AMEGO-X

Needed for studying extreme accelerators and multimessenger sources, including supermassive black hole jets (**blazars**), **binary neutron star mergers** (gravitational wave counterparts), and **Galactic supernovae**

### Detection Principle

Characterize gamma-rays:

- **Single-site (< 100 keV)**
  - Increases sensitivity for low-energy transients, just triggers one pixel (Photo-electric effect)
- **Compton Scattering (< 10 MeV)**
  - Measures the energy and position of the interaction to determine the initial scatter angle ( $\vartheta$ )
- **Pairs Production (> 10 MeV)**
  - Tracks the electron-positron pair to reconstruct the incident photon's direction



# Space Compton Telescope

## Science Driver


### MeV Gap

Target the MeV gap (100 keV – 1 GeV) currently invisible to Fermi-LAT (20 MeV – 300 GeV) → AMEGO-X

Needed for studying extreme accelerators and multimessenger sources, including supermassive black hole jets (**blazars**), **binary neutron star mergers** (gravitational wave counterparts), and **Galactic supernovae**

### Requirements:

- Low power consumption  $< 10 \text{ mW/cm}^2$ 
  - $6.25 \text{ } \mu\text{W/channel @ pitch } 250 \text{ } \mu\text{m}$
- High input energy dynamic range [ $10^1, 10^9$ ] keV
- Low rate  $10 \text{ Hz/cm}^2$
- Low noise  $\text{SNR} > 10$  &  $\text{ENC} < 200 \text{ e}^-$
- Timing Resolution  $200 \text{ ns rms}$
- Energy Resolution  $10\% @ 60 \text{ keV}$
- Space graded working range  $[-35, 50]^\circ\text{C}$



# Why a MAPS for space-borne $\gamma$ -ray detection?

## ARCADIA FD-MAPS

### Monolithic integration


- Sensor + Readout on same wafer
- Electronics buried in deep p-wells

### ARCADIA heritage

- 110 nm CMOS custom process (LFoundry)
- N-type high resistivity active region
- Backside reverse biased junction
  - Fully Depleted (FD)
  - Depletion grows up to the top
- N-type epitaxial layer to limit punch-through current
- Proven up to 400  $\mu\text{m}$  FD substrates

### >500 $\mu\text{m}$ - thick FD-MAPS

- Increase the interaction probability (**stopping power**)
- Maintain low power consumption



# ARCADIA Collaboration

Advanced Readout CMOS Architectures with Depleted Integrated sensor Arrays · INFN CSN5

## Technology Platform


R&D in semiconductor sensor technology IP-core design, mixed-signal ASICs, and advanced DAQ systems all on the INFN-LFoundry 110 nm CIS process

## Applications

High-energy particle physics (vertex & tracking), astroparticle physics in space, medical instruments, nuclear imaging & dosimetry


## Key Achievements

- High-granularity MAPS down to **5  $\mu\text{m}$**  spatial resolution
- System-ready MD3 demonstrator
  - **512 $\times$ 512 pixels**, 1.64  $\text{cm}^2$ ,
  - **17  $\text{mW}/\text{cm}^2$**  in low-rate mode
- **CMOS LGAD** targeting timing performances better than **20 ps rms**
- Monolithic strip sensors with embedded electronics for space-borne applications




- Test beam at FNAL with 120 GeV protons
- Single-point resolution  $\sim$  **4.7  $\mu\text{m}$**
- average efficiency **99.23%**

## Detection Efficiency




$V_{th}$

## Cluster Size



$V_{th}$

## Resolution



$V_{th}$

# ARCADIA Collaboration

Advanced Readout CMOS Architectures with Depleted Integrated sensor Arrays · INFN CSN5

## Technology Platform


R&D in semiconductor sensor technology IP-core design, mixed-signal ASICs, and advanced DAQ systems all on the INFN-LFoundry 110 nm CIS process

## Applications



High-energy particle physics (vertex & tracking), astroparticle physics in space, medical instruments, nuclear imaging & dosimetry

## Key Achievements

- High-granularity MAPS down to **5  $\mu\text{m}$**  spatial resolution
- System-ready MD3 demonstrator
  - **512 $\times$ 512** pixels, 1.64 cm<sup>2</sup>,
  - **17 mW/cm<sup>2</sup>** in low-rate mode
- **CMOS LGAD** targeting timing performances better than **20 ps rms**
- Monolithic strip sensors with embedded electronics for space-borne applications




- Molybdenum  $K_{\alpha 1}$  and  $K_{\alpha 2}$  X-rays (17 keV)
- X-ray microfocus (up to 140 keV) for radiography and CT setups



# System Architecture

---

# Top-level block diagram




## Grouping

- Macropixels composed of 2x2 pixels
  - Low Hit occupancy
  - Cluster size
- Resource sharing
  - Wilkinson ADC
  - Common Logic

## EOC

- Sparse Readout
- Timestamping
  - Global coarse timestamp
  - Local fine-time
- Final data 24 bit words
  - Address
  - Fine Time
  - Energy Value



# Macropixel Event Handling

## Word Transmission

24-bit words in DDR, same line for charge and time

## Async trigger storage

Event fires → pixel stores arrival word position (0-11) and word counter at arrival (0-5), pixel is immediately blocked

## Round Robin scan

Two independent pointers scan all 4 pixel registers looking for valid events

- Priority Time > Charge

## Pixel release

After both time and charge are transmitted the pixel is unblocked and ready for the next hit

## Pixel Register State


Pixel	Arr. word pos.	Word Ctr.	Time	Charge
00	bbbb	bbb	1	1
01	bbbb	bbb	1	1
10	bbbb	bbb	1	1
11	bbbb	bbb	1	1

## Time Path



- 12 clk cycles per word
- Transmit counter (0-11) encodes sub-word phase
- Word counter (0-5) encodes inter word delay

## Charge Path

- ADC digitizes pixel analog memory
- Up to 256 cycles ADC conversion



# Timing Reconstruction in EOC




## EOC timing reconstruction

$$T_{event} = T_{global} - (N_{words\_waited} + 1) \times T_{word} - (12 - transmit\_counter)$$



Word arrives with fixed delay (calibration routine at startup) on a dedicated wire (MacroPixel to EOC)

1. Global timestamp is latched at EOC on time word arrival
2. Transmit count track position within the current word
3. Word counter counts how many words elapsed since event





# Sensor Design

---

# Fully depleted n-on-n sensor structure

Synopsys TCAD Sentaurus simulations — 110 nm LFoundry process

Cross-section schematic



■ p-well    
 ■ gap    
 ■ n+

## Design choices

**Pitch** → 250 µm → 6.25 µW/channel

- Limit the number of channels for power constraints
- No sacrifice on reconstruction capabilities

**Thickness** → 715 µm



- Electrical Characterization
- On going tests on new substrates

**Capacitance** → < 250 fF

- gap optimization
- p-well/n+ ratio

## Pixel Layout

- Single pad
- Subpixels



# Sensor Layout Optimization

Key figure of merit: lateral n<sup>+</sup>/p-well junction capacitance

## Electrical Characterization

PT shifts with thickness but remains accessible across 300-700 μm.




C(V) identified FD as capacitance plateau; well-defined working range also for 700 μm.

Thickness [μm]	V <sub>Full Depletion</sub> [V]	V <sub>Punch-Through</sub> [V]
300	30	70
500	80	140
700	125	210

## Predictive Capacitance Modeling

Developed geometry-based models to accelerate layout optimization

- Main capacitance contribution is the lateral one for the n<sup>+</sup>/p-well junction
- Gap optimization leads to half of the capacitance wrt default value
- Segmented pixels increase perimeter capacitance until 6x6 sub-pixel layouts improve scaling — but routing complexity and parasitic capacitance grows



# Sensor MC Testing


## TCAD

Device layout and simulation → export following maps


- Doping Concentration
- Electrostatic Potential → Weigthing Potential
- Electric Field

## Monte Carlo Framework



- Particle transport and interactions simulations
- Energy deposition and ionization modeling
- Charge carrier drift and signal induciton computations





Allpix signals for 30 ke<sup>-</sup> released at 100 μm Depth at the center of one pixel



99<sup>th</sup> percentile of Energy released in one pixel




$E_v$ [keV]	99 <sup>th</sup> percentile [keV]
1e1	10 → 3k e <sup>-</sup>
1e3	400 → 110k e <sup>-</sup>
1e4	450 → 125k e <sup>-</sup>
1e5	570 → 160k e <sup>-</sup>




# Front-End Implementation

---

# Pixel Architecture Overview



- Sensor Capacitance**
  - Single pad layout → 200 fF
- Dynamic Range**
  - 3k - 160k electrons in sensor
  - Focus on 3k - 100k electrons
- Temperature Range**
  - Space grading → [-35,50] °C
- PreAmplifier**
  - CSA
  - TP injection
- Energy Branch**
  - Peak Detector and Hold circuit
  - Shared Wilkinson ADC
- Time Branch**
  - Timing Discriminator







# Charge Sensitive Amplifier

## CSA Features

- Telescopic cascode with split bias current branch and PMOS input transistor
  - $C_{\text{Detector}} = 200 \text{ fF}$
  - $C_{\text{Feedback}} = 45 \text{ fF} \rightarrow$  expected gain  $22 \text{ mV/fC}$
  - $[3, 160]$  kelectrons input  $\rightarrow$   $[10, 570]$  mV output swing
- Sensor cathode needs at least  $0.7 \text{ V}$  bias
  - Active feedback network to give enough room for the output
    - $\tau_{\text{RC}} = 3.5 \mu\text{s}$
    - Peaking Time =  $150 \text{ ns}$

 **1.2  $\mu\text{W}$**



## CSA Simulations

### DC Levels:

- $V_{\text{in}} > 0.8 \text{ V}$
- $V_{\text{out}} \sim 450 \text{ mV}$
- $V_{\text{out}} \sim 40 \text{ mV change}$
- Need for baseline holder

### Linearity:

- $21.8 \text{ mV/fC}$  measured gain
- $\text{INL} \pm 0.2\% @ [3-100] \text{ ke}^-$

# Peak Detector and Hold

## PDH Features





### Class AB OTA

- Adaptive Biasing via Positive Feedback
  - Boost current during pulse edges
- Enhanced Slew-Rate/Power Ratio
- Weak-Inversion Quiescent Operation

### Cascode rectifying current mirror

- Prevent voltage drop and leakage
- Limit baseline pedestal

⚡ 1.8  $\mu\text{W}$



# Peak Detector and Hold

## PDH Features




### Class AB OTA

- Adaptive Biasing via Positive Feedback
  - Boost current during pulse edges
- Enhanced Slew-Rate/Power Ratio
- Weak-Inversion Quiescent Operation

### Cascode rectifying current mirror

- Prevent voltage drop and leakage
- Limit baseline pedestal

⚡ 1.8  $\mu\text{W}$



## PDH Simulations

$I_{\text{tail}} = 40 \text{ nA}$

$C_h = 300 \text{ fF}$

- Pedestal < 2 mV
- Settling time  $\sim 0.5 \mu\text{s}$

### Linearity

- PDH/CSA  $\pm 3\%$  @ [3, 100]  $\text{ke}^-$
- Strong dependence on temperature for more energetic events

# Peak Detector and Hold

## PDH Features




### Class AB OTA

- Adaptive Biasing via Positive Feedback
  - Boost current during pulse edges
- Enhanced Slew-Rate/Power Ratio
- Weak-Inversion Quiescent Operation

### Cascode rectifying current mirror

- Prevent voltage drop and leakage
- Limit baseline pedestal

⚡ 1.8  $\mu\text{W}$



## PDH Simulations

$I_{\text{tail}} = 40 \text{ nA}$

$C_h = 300 \text{ fF}$

- Pedestal  $< 2 \text{ mV}$
- Settling time  $\sim 0.5 \mu\text{s}$

### Linearity

- PDH/CSA  $\pm 3\%$  @ [3, 100] ke<sup>-</sup>
- Strong dependence on temperature for more energetic events

# Timing Discriminator

## Discriminator Features

Dual stage cascoded leading-edge discriminator

- Cells connected with active biasing network
- Minimal quiescent current





Boost tail current of the second stage

- Fast recovery limiting voltage swing

 1.5  $\mu$ W


## Discriminator Simulations

- Jitter < 10 ns
- Timewalk < 45 ns



# Front-end simulated results

Front end response to Allpix<sup>2</sup> signals



## Power Consumption:

- 10 mW/cm<sup>2</sup>
- 250 µm pitch  
→ 6.25 µW/channel

## Temperature Range

- Space Application  
→ [-35, 50]°C

## Timing Resolution:

- 200 ns r.m.s.

## Dynamic Range

- Main focus on 3k - 100k electrons

Technology	LFoundry 110 nm CIS
Power Supply	1.2 V
N <sub>Channels</sub>	32 x 32 Pixels / 16 x 16 MP
Input Polarity	Negative
C <sub>Sensor</sub>	200 fF
ENC	< 200 e <sup>-</sup>
SNR @ 3 ke <sup>-</sup>	17
FE Power Consumption	4.5 µW/channel





# Substrates Characterisation

---



# First test results

## Substrate Characterisation

- ✓ IV Characterisation at the MicroProbing station (passive structures)
  - 500  $\mu\text{m}$  – thick substrates
  - 700  $\mu\text{m}$  – thick substrates
- ✓ Testing of ARCADIA MD3 on thicker substrates



- Uranium cup used as source
- Hitmaps: number of hits showed relatively to the 512x512 pixels MD3 matrix



# Status and Outlook

---

# A Low-Power FD-MAPS for Space Compton Imaging

## Sensor

700  $\mu\text{m}$  n-on-n TCAD pixel optimised at 250  $\mu\text{m}$  pitch

- single-pad layout selected for field uniformity
- 200 fF capacitance achieved
- full depletion at  $\sim 80\text{ V}$  on real 700  $\mu\text{m}$  substrates

## Digital

MacroPixel async event storage

- time-priority round-robin arbitration
- EOC sub-word timestamp reconstruction validated in simulation
- 24-bit DDR serialisation implemented

## Front-End


- CSA
  - 150 ns peaking
  - Output swing 10 - 600 mV
  - $\pm 0.2\%$  INL
- PDH
  - 0.5  $\mu\text{s}$  settling time
  - 2 mV pedestal
- Time Discriminator
  - timewalk < 45 ns
  - Jitter < 10 ns

-35 to 50  $^{\circ}\text{C}$

4.5  $\mu\text{W}$

## Ongoing work

- Wilkinson ADC design: ramp linearity and power optimisation in progress
- Full analog-digital integration: floor-planning and mixed-signal verification upcoming
- Complete thick substrate qualification on 700  $\mu\text{m}$  samples under way
- Module integration with multiple HIC options under study (PCB, FPC, FLEX)



- MacroPixel
- Base Column - Deserializer
- EOC
- PAD: power, test, config ...
- Differential Transmission
- Data Flow

# Thank you for your time!

---

## Design, Simulation and Test Group

M. Barbagiovanni, L. Baldini, M. Da Rocha Rolo, A. Di Salvo,  
E. Posteraro, A. Frassà, L. Latronico, M. Mandurrino,  
U. Savino, C. Sgrò, E. Trossarello




Politecnico  
di Torino



# Backup Slides

---




# GEANT Simulations









## Tracker simulation details

- Detector
  - simulated with worst case single block of all metallization on top of sensor
  - 32x32 pixels
  - EOC
- Hybrid Integrated Circuit
- Multiplane tracker
  - 1 m<sup>2</sup> chip planes
- Monochromatic source
  - 100 keV - 1 GeV







Courtesy of A. Frassà



# GEANT - $E_\gamma = 100$ keV, $E_{\text{thr}} = 5$ keV



# GEANT - $E_\gamma = 100 \text{ MeV}$ , $E_{\text{thr}} = 5 \text{ keV}$



# Module assembly options


**PRELIMINARY**  
Courtesy of U. Savino

## PCB


Printed circuit board



2x2 chips layout



Hybrid Integrated Circuit



HICs on AI Frame




## FPC

AI flexible printed circuit

## Flex embed

AI Chip embedded in flex printed circuit



FBK flex demonstrator  
spTab bonded to ALPIDE chip

## Thermal Performances


Steady-state thermal simulation

- 32 chips (16 per side)
  - Dissipated power/chip 13mW
- ideal thermal contact and a wall temperature fixed at 15°C


Maximum global variations:

- PCB → 4.5°C
- FPC → 2.5°C

Higher thermal drain for FPC



PCB



FPC