

ALCOR: A MIXED-SIGNAL ASIC FOR THE DRICH DETECTOR OF THE EPIC EXPERIMENT AT THE EIC

19 May 2026

Giulio Dellacasa (INFN Torino) on behalf of EPIC dRICH Collaboration


- ePIC-dRICH detector at EIC
- ALCOR architecture overview
- Main results from ALCOR-32
- ALCOR-64: design upgrades and BGA packaging
- Summary

Electron-Ion Collider (EIC) at BNL: major US project in nuclear physics, one of the most important future facilities in the field


- Collision of e^- and **ions** (from proton to uranium)
- Center-of-mass energy from **20 to 140 GeV**
- Highly **polarised beams**: $\sim 70\%$
- High luminosity: $10^{33} \text{ cm}^{-2}\text{s}^{-1}$
- One approved experiment: **ePIC**
- Start of operations in the early 2030s

Physics goals:

- Precise measurements in non-perturbative QCD
- Origin of mass & spin of the nucleons
- 3D imaging of the nuclear structure



The ePIC experiment at the EIC



Tracking

- 1.7 T magnet
- Si MAPS Tracker
- MPGDs (μ RWELL / MicroMegas)

PID


- high performance DIRC
- proximity focusing RICH
- **dual-radiator RICH**
- TOF (AC-LGAD)

Calorimetry



- barrel: imaging EMCal
- backward: PbWO_4 EMCal
- forward: finely segmented
- outer barrel + backward HCal

Compact and cost-effective solution for broad momentum coverage (3-50 GeV/c) at forward rapidity (1.5-3.5)

- **Radiators:** aerogel ($n \sim 1.026$) and C_2F_6 ($n \sim 1.00086$)
- **Mirrors:** large outward-reflecting, **6 sectors**
- **Photosensors:** **3x3 mm² SiPMs, 0.5 m² per sector**, in **1 T magnetic field** and radioactive environment (10^{10} - 10^{11} n_{eq}/cm^2 total exposure 10 y operation)
- **SiPM based readout**
 - ✓ **Single Photon** sensitivity ~ 30 phs per Cherenkov event
 - ✓ Good **timing performance** < 100 ps
 - ✓ **Cheap and insensitive to magnetic fields**
 - ✗ **High DCR** and **high radiation sensitivity** requires:
 - cooling $\rightarrow T = -30/-40^\circ C$
 - annealing \rightarrow **in-situ temperature cycles**
 - timing \rightarrow **fast electronics**



PDU inside dRICH sector “**detector box**” (INFN Ferrara)




- **1 PDU**: 4x64 SiPM array device (256 channels), **4 FEBs**, **1 RDO**
- **1 ALCOR** (64 channels) per **FEB**: 8x8 SiPM matrix readout
- 6 sectors: 208 PDUs/sector → 1248 PDUs for full dRICH readout
- **4992 FEBs** → **4992 ALCOR-64**
- **319488** readout **channels**

Main requirements for the ePIC dRICH detector

- Provide **single-photon time tagging** of signals coming from SiPM sensors
- Cope with **SiPM DCR: 300 kHz/channel** (at max SiPM radiation damage)


- **32 or 64-pixel matrix** mixed-signal ASIC with on-chip signal amplification, conditioning and digitization
- **ToA + ToT or Slew-Rate** measurements for **time walk compensation**
- **Triggerless readout**, fully digital output
- Power consumption **~12 mW/channel**
- **110 nm CMOS** technology

ALCOR-32





- ALCORv1: Developed for the DarkSide Experiment for SiPM readout at cryogenic temperature
- **32-channel, wire-bond**
- **320 MHz clock** frequency
- 4 LVDS 320 MHz DDR Tx links
- Extensively used within the ePIC-dRICH Collaboration **since 2021** and validated with multiple **successful beam tests** (ALCORv2)

ALCOR-64



- New version (ALCORv3) with specific EIC-driven features
- **64-channel, FC-BGA** package
- Increased amplifier bandwidth to improve time resolution
- Hardware **shutter** to inhibit events digitization (asynchronous with ns time window) and **suppress out-of-time SiPM DCR hits**
- **394 MHz clock** frequency
- 8 LVDS 394 MHz DDR Tx links



pixel size: 440 x 440 μm^2




- **Dual-polarity RCG input stage** current conveyor ($Z_{in} = 10\text{-}20 \Omega$) + TIA with 4 gain settings
- **2 leading edge discriminators** with independent (and per pixel) threshold settings (6-bit DAC) $\rightarrow V_{th} = 0.5 \text{ p.e.}$
- **4 TDCs** based on **analogue interpolation** with **20-40 ps** time-bin (at 394 MHz clock frequency)
- Pixel control logic handles TDC operation, pixel configuration, operating mode and data transmission
- Test pulse injection into the analog FE or TDC + **Shutter** to inhibit events digitization and suppress out-of-time SiPM DCR hits


Input stage

- Dual-polarity RCG current conveyor
- Programmable bias currents: CG (30-100 μA) and BOOST (1-4 mA)
- $Z_{in} \sim 10\text{-}20 \Omega$

Output stage

- TIA gain: **3.87 k Ω**
- 4 gain settings: 1/3, 4/3, 7/3 and 10/3
- DC coupled: baseline compensation based on gain and CG bias current settings + fine offset adjustment (3-bit)





4 operating modes:



- **LET:** leading edge measurement
- **ToT:** Time-over-Threshold measurement using the first discriminator for both edges
- **ToT₂:** Time-over-Threshold measurement using both discriminators
- **SR:** slew-rate measurement


Each mode can be set to:

- **FE:** normal operation mode
- **FE_TP:** send test-pulse to analogue front-end
- **TDC_TP:** send test-pulse to pixel control logic to test and calibrate TDCs (bypass front-end)


Each pixel can also be disabled

- Coarse time: 15-bit clock counter
- Time conversion performed by **TDC** based on **analogue interpolation** (9-bit fine time):
 - **fast ramp**: constant current to charge C_{fast} → measure phase between event trigger and clock
 - **slow ramp**: smaller constant current to charge C_{slow} → counts clock cycles until C_{slow} and C_{fast} are equal
- I.F. 64 or 128 → **LSB = 20-40 ps @394 MHz**
- Measured time interval: 0.5 - 1.5 clk period
- TDC conversion time: [170, 500] ns
- 4 TDCs per pixel for **event derandomization**





- Better time resolution with **75 μm SPADs**
- Comfortably below **$\sigma_t = 150 \text{ ps}$** also at low Vbias




includes contribution for laser-ALCOR synchronization ($\sigma_{\text{sync}} = 30 \text{ ps}$) and reference time resolution ($\sigma_{\text{start}} = 27 \text{ ps}$)


Time walk correction

Time walk correction needed to improve overall time resolution

→ studies with laser setup using **ToT** and **Slew Rate** measurements




ALCOR ToT mode





✗ **ToT mode** cannot distinguish between afterpulses (slow-rise time, large ToT) and cross-talk (fast rise-time, large ToT)

✓ **SR mode** provides better separation



ALCOR slew-rate mode




ALCOR-32 threshold scan




- Successful beam tests with prototype **dRICH** and **PDU**s (CERN-PS, October 2023, May 2024)
- HPK S13360-3050 and S13360-3075 (3x3 mm², T lower than -30°C)
- 32 FE-DUAL (64 ALCOR-32, **2048 channels**)
- DAQ: Xilinx Kintex 7 KC705




Realistic detector plane based on dRICH PDUs **Validated**



20 x 20 x 20 cm³




dRICH prototype got the expected performance and radiator interplay




The dRICH-PDUs are in a moderately hostile radiation environment

- $\Phi (p+n > 20 \text{ MeV}) = 700 \text{ Hz/cm}^2$
- $\text{TID} \cong 2.3 \text{ krad (for } 1000 \text{ fb}^{-1}\text{)}$ } safety factor of 5 included
- Irradiation tests campaign: **SEU/SEL** and **TID tests** at Centro of Proton-Therapy in Trento with **ALCOR-32** in **Jul 2024** and **Dec 2024**
 - Beam: 100 MeV proton
 - Intensity: 10 - 100 nA
 - Runs: typically 600 s
 - Fluence collected per run: $10^{11} - 10^{12} \text{ p/cm}^2$
- **Total fluence: $4.64 \cdot 10^{12} \text{ p/cm}^2$** (Jul 2024) and **$3.2 \cdot 10^{12} \text{ p/cm}^2$** (Dec 2024)
- **Total TID: 436 krad**
- **Technology is sufficiently radiation tolerant** to be used in the ePIC dRICH environment
- **SEU rate is within the expected manageable levels:** in ALCOR-64 TMR SEU protection added also for periphery registers, Hamming code SEU protection for FSMs




Detailed results presented at the 29th Jan 2025 dRICH Meeting: <https://indico.bnl.gov/event/26313/>

- **64-pixel** matrix (8x8) mixed-signal ASIC
- Single-photon time tagging + **Time-over-Threshold** or **Slew-Rate** measurements for **time walk correction**
- On-chip **signal amplification, conditioning** and **digitization**, 32-bit event word
- **Shutter** to inhibit events digitization (asynchronous with ns time window) and **suppress out-of-time SiPM DCR hits**
- Trigger-less readout with fully digital output: **8 LVDS 394 MHz** DDR Tx links with 8b10b encoding
 - 2.4 Mhits per pixel in LE mode
 - 1.2 Mhits per pixel in TOT/SR mode
- "New orbit" command through reset signal:
 - Data encapsulated in frames every coarse counter rollover
 - New orbit forces a rollover condition (ALCOR rollover = 2^{15} clk cycles $\approx 83 \mu\text{s}$, EIC orbit period $\approx 12.8 \mu\text{s}$)
- **Flip-chip BGA package** (no RDL was available)
- **Improved SEU protection (TMR with autocorrection or Hamming encoding)**
- Power consumption $\sim 12 \text{ mW/channel}$
- **0.11 μm CMOS technology**







Block diagram



Small revisions on ALCOR FE design

- **Increased amplifier bandwidth** to improve time resolution
 - transient noise simulations
 - $V_{th} = 0.5$ p.e.
 - **jitter: 153 ps \rightarrow 84 ps**
- **Discriminator** with programmable **hysteresis** to avoid re-triggering on slow tail with low thresholds





ALCORv2 transient noise sim

- Expected DCR below 300 kHz (with online annealing cycles on SiPM)
- Digital Shutter “inhibit” pixel digital logic to suppress out-of-gate DCR hits and reduce data throughput (~10.2 ns bunch crossing, ~300 ps bunch length)


$$\text{Reduction Factor} = \frac{\text{EIC bunch crossing period}}{\text{shutter time window}} = \frac{10.2 \text{ ns}}{t_{\text{shutter}}}$$

- The external Test-Pulse is used as enable for the analogue trigger
- The minimum width of this timing window can be of the order 2-3 ns
- Each pixel implements a programmable delay chain to set the proper shutter timing window
- 4 configuration bits allow you to choose 16 steps from 0 to 15 delays
- Each delay step is approximately 350 ps (TYP corner)
- Additionally, the End of Column circuits allow you to choose a programmable delay, on the shutter signal, to adjust the skew between columns (16 steps from 0 to 15, each step approximately 100 ps)
- Shutter needed only when DCR becomes higher due to SiPMs taking radiation damage over time. Use first period of ePIC data taking to optimize shutter calibration
- Two complementary off-chip data throughput reduction approaches are being considered to perform online data filtering at sub-detector level against pure dark-count events:
 - INFN Roma: Online AI-based distributed data reduction (more details in C. Rossi talk at RICH2025)
 - INFN Genova: SciFi Interaction Tagger (more details in S. Vallarino talk at the 2025 EICUG EC Workshop)

Single-channel mixed-signal sim (including FE time-walk and pile-up effects)




Full-chip digital sim (ideal case) to verify shutter distribution for the whole ALCOR chip: use in-pixel programmable delay chain (4 bits, LSB \downarrow 350 ps) to center shutter window for each pixel/column






→ **FE** (jitter, time-walk, pile-up) and **physics** (real photon signals distribution) contributions **not included in this simulation**

Power analysis IR drop (digital)



Analysis done with VCD file from post pnr simulation at 400 MHz clock (expected total power 1.2 W: digital + analogue + bias)



Nov 2025: 1st Run flip-chip die attach failed due to solder overflow causing short circuits between bump pads

- **FIB dissection + SEM-EDX analysis** (Dec 2025) on one die showed that **UBM layers extend beyond the bump pads**, covering additional areas of the chip surface above the passivation layer
- This metallization **creates a wetting surface** that facilitates solder migration from the substrate-side bumps to the die, leading to **short circuits between adjacent pads**
- UBM process managed by packaging vendor (via different subcontractor)
- Testing on four chips confirmed the presence of short circuits
- Exploring alternatives for **UBM and bumping process**:
 - IMEC informed us that **new Flip-Chip TLR** has been introduced by the foundry this year
 - UBM and bumping process can be done on single dies via IMEC subcontractor

- ALCOR is a **64-channel mixed-signal ASIC** adopted for the readout of the **SiPM sensors** for the **ePIC dRICH** detector
- **ALCOR-32** has been extensively used within the dRICH Collaboration in the last 5 years: several laboratory and beam tests demonstrated the ALCOR-based readout capability to measure single photons with good time resolution and rate capability
- **ALCOR-64** includes all features and specifications required for the ePIC dRICH:
 - 64 channels, BGA package, shutter, 394.08 MHz clock frequency
 - **Packaging issues** introduce an important delay in our schedule
 - Discussions ongoing to find alternative UBM process and preparation for new MPW run
- Exploring alternatives for UBM and bumping process to be still on schedule for the installation planned in 2032

Backup



ECCR/BCR/PCR registers checked against SEU (every second)

- ECCR $\sigma = (9.4 \pm 1.8) \cdot 10^{-14}$ cm²/bit periphery register → no TMR in ALCOR v2.1
- BCR $\sigma = (7.6 \pm 1.1) \cdot 10^{-14}$ cm²/bit periphery register → no TMR in ALCOR v2.1
- **PCR $\sigma = (3.3 \pm 0.5) \cdot 10^{-15}$ cm²/bit** pixel register → TMR (accumulating bit flips due to auto-correction bug in triplicated registers)

SEU rate in ePIC:

- dRICH Flux = 140 (h > 20 MeV) / (cm² s)
 - ALCOR bits: (2048 + 192) = 2240 → ALCOR-64 bits will be 4480
 - Total ALCOR: 4992
 - Total bits: 4992 · 4480 = 2.2 · 10⁷ bits
- $\sigma = 3.3 \cdot 10^{-15}$ cm²/bit → **MTBF** = 9.8 · 10⁴ seconds → every **27 hours**
- No latchup events (from power supply currents monitoring)

SEU rate is within the expected manageable levels



- Technology is sufficiently radiation tolerant to be used in the ePIC dRICH environment
- Similar results w.r.t. irradiation tests performed on another ASIC with same technology [1]
- Also other FEB components will be tested and validated

***last two points = 436 krad
after 10 hours and 5 months**