

Photon-to-Digital Converter Readout in 65 nm CMOS with sub-10 ps Timing Precision


May 18th , 2026, Paris, France

Nicolas Roy, Sean Prentice, Robin Scarpellini, Guillaume Theberge-Dupuis,
Simon Carrier, Samuel Lavoie-Drainville, Jérémy Chenard, Raffaele A. Giampaolo,
Frédéric Vachon, Tommy Rossignol, Catherine Pepin, Serge Charlebois,
Jean-François Pratte


Interdisciplinary Institute for Technological Innovation and
Department of Electrical and Computer Engineering,
Université de Sherbrooke, Sherbrooke, QC J1K2R1, Canada




Analog SiPM:




Typical "finger plot"



PDC (Digital SiPM):




Rossignol T et al. "A 3D photon-to-digital converter readout for low-power and large-area applications" (2024) Journal of Instrumentation (19) P09017 [10.1088/1748-0221/19/09/P09017](https://doi.org/10.1088/1748-0221/19/09/P09017)




Benefits:

- Direct digital readout:
 - Precise **photon counting resolution** on the whole dynamic range
 - Can **lower static power consumption** significantly
- Disabling noisy SPADs: **Dark Count Rate (DCR) reduction**
- Programmable hold-off delay: **mitigation of after-pulsing**
- **Embedded signal processing**: number of photons, dark count filters, time-to-digital conversion, etc.


Analog SiPM:




Typical "finger plot"



PDC (Digital SiPM):




Rossignol T et al. "A 3D photon-to-digital converter readout for low-power and large-area applications" (2024) Journal of Instrumentation (19) P09017 [10.1088/1748-0221/19/09/P09017](https://doi.org/10.1088/1748-0221/19/09/P09017)




Benefits:

- Direct digital readout:
 - Precise **photon counting resolution** on the whole dynamic range
 - Can **lower static power consumption**
 - Disabling noisy SPADs: **Dark Count Rate (DCR) reduction**
- Programmable hold-off delay: **mitigation of after-pulsing**
- **Embedded signal processing**: number of photons, dark count filters, time-to-digital conversion, etc.





The solution:
3D vertical integration



- Enables **high photosensitive** fill factor **with**
- Advanced **digital processing**
- Choice of **SPAD optimal technology** **with**
- Choice of **CMOS optimal technology** for application specific functions

Pratte JF et al. "3D Photon-to-Digital Converter for Radiation Instrumentation: Motivation and Future Works" (2021) Sensors;21(2):598. [10.3390/s21020598](https://doi.org/10.3390/s21020598)



Actual implementation

- Thinned SPAD array (~20 μm)
 - Backside connection (cathode)
 - No through-silicon-vias (TSV)
 - Full thickness trench isolation [1]
- High Fill-Factor because no TSV

- Frontside illuminated p^+n SPAD:
 - junction near the photon incidence face
 - For $\lambda \sim 400 \text{ nm}$ (violet):
 - 3/4 of photons absorbed within 100 nm from entrance face (in Si)
 - Before/in the high field region
 - Less photoelectron drift
 - Laterally uniform electric field
- } High timing resolution

1. Ito, Kyosuke, et al. "A Back Illuminated 10 μm SPAD Pixel Array Comprising Full Trench Isolation and Cu-Cu Bonding with Over 14% PDE at 940nm." 2020 IEEE International Electron Devices Meeting (IEDM). IEEE, 2020.

High-end CCD process line


--> excellent for SPAD R&D

- 150 mm process line
- low contaminant / gold free clean rooms


World top 5 MEMS Foundry

--> excellent for wafer level integration


- 150 mm and 200 mm process line
- Wafer thinning, deep etching, bonding, ...



The Eyes of the Mars Curiosity Rover. Tech Briefs (2012)



Life on Mars: Rover landing gives boost to Canadian tech sector. The Globe and Mail (2012)



Courtesy of Teledyne DALSA


MEMS Foundry Rankings (2017 sales in US\$M)	
STMicroelectronics	174
Teledyne DALSA	60
Silex Microsystems	50
TSMC	47
X-Fab	42

Status of the MEMS Industry 2018 Market and technology Report Yole Development (2018)



TELEDYNE DALSA
Everywhereyoulook™


Teledyne DALSA Semiconductor (est. 1980)
~ 500 employees located at Bromont near Montreal, Canada




Process monitoring structures

and


bonding alignment



200 mm TSMC 180 nm CMOS wafer



Resized to 150 mm




PDC

Developing a multi-purpose ASIC in 180 nm and 65 nm technology


180 nm – Low-Power PDC

- Particle physics




e.g. ARGO

- Neutron Imaging



e.g. ORNL


- 8x8 tile in development




Small array 2x2 PDCs ~ 1 cm²

65 nm – Timing-Optimized PDC



- Adaptive Optics for Astrophysics:



- Quantum telecommunications




- Medical imaging (TOF-PET, TOF-CT)



Developing a multi-purpose ASIC in 180 nm and 65 nm technology


180 nm – Low-Power PDC

- Particle physics





e.g. ARGO

- Neutron Imaging



e.g. ORNL

- 8x8 tile in development




Small array 2x2 PDCs ~ 1 cm²


65 nm – Timing-Optimized PDC

- Adaptive Optics for Astrophysics:

Credit: P. Weilbacher (AIP) and ESO




- Quantum telecommunications




e.g. Quantum Encryption and Science Satellite


- Medical imaging (TOF-PET, TOF-CT)





(a) nonTOF (b) TOF, 527ps (c) TOF, 210ps

e.g. ToF PET









Crystal-based sector:

- 256 SPADs
- 32 QC groups
- 32 TDCs
- Event detection
- Time & energy binning



1 QC group
(8 SPADs,
1 TDC)

1.25 mm

5.3 mm

- Front-End


- 1 QC per SPAD
- 1 TDC:8 SPAD
 - Skew correction
 - 12 bits of time code
 - 12 bits of global time reference (clk)
 - 8 bits of address



- Sector readout

- Energy branch
 - Adder tree for 256 SPADs
 - Programmable event detection
- Timing branch
 - Shared data bus readout for 32 TDCs

- Post-processing


- Time-code sorting
- Energy and timing histogram
- Best linear unbiased estimator (BLUE)







The QC features:


- Configurable threshold inverter-based discriminator topology (Inv1)
- Configurable holdoff and recharge timing
- Active quench (AQ) NMOS
- QC enabling and triggering circuit
- Maximum of 6.6V SPAD excess voltage






The QC features:


- **Configurable threshold inverter**-based discriminator topology (Inv1)
- **Configurable** holdoff and recharge timing
- **Active quench** (AQ) NMOS
- QC **enabling** and **triggering** circuit
- Maximum of 6.6V SPAD excess voltage





Test ASIC - 2024



2D CMOS SPADs
for testing purposes







- Dual Vernier Architecture to reduce the number of cycles

- Reduced dead time
- Improved timing precision

- Calibration mode

- Digitally controlled ring oscillators (DCRO) with switched capacitors
- Frequency counter for each ring
- DCRO frequency registers calculated outside of the ASIC





- Dual Vernier Architecture to reduce the number of cycles

- Reduced dead time
- Improved timing precision

- Calibration mode

- Digitally controlled ring oscillators (DCRO) with switched capacitors
- Frequency counter for each ring
- DCRO frequency registers calculated outside of the ASIC





- **Dual Vernier Architecture** to reduce the number of cycles

- Reduced dead time
- Improved timing precision

- **Calibration mode**

- Digitally controlled ring oscillators (DCRO) with switched capacitors
- Frequency counter for each ring
- DCRO frequency registers calculated outside of the ASIC


Test ASIC - 2024




- Time code subtraction of two TDCs
- Distribution $\sigma = 4.96$ ps_{rms}
- Each TDC $\sigma = 3.51$ ps_{rms}

Time (ps)


Timing Precision




Linearity




Conversion Time




Power Consumption




Timing Precision




Linearity




Conversion Time




Power Consumption




Timing Precision




Linearity




Conversion Time




Power Consumption




Timing Precision




Linearity




Conversion Time





Power Consumption




- Front-End
 - 1 QC per SPAD
 - 1 TDC:8 SPAD
 - Skew correction
 - 12 bits of time code
 - 12 bits of global time reference (clk)
 - 8 bits of address
- Sector readout
 - Energy branch
 - Adder tree for 256 SPADs
 - Programmable event detection
 - Timing branch
 - Shared data bus readout for 32 TDCs
- Post-processing
 - Time-code sorting
 - Energy and timing histogram
 - Best linear unbiased estimator (BLUE)







Digital Sum Features:

- Digital sum with a **4 ns sampling rate**
- Sum the number of quenching circuits:
 - **Fired** within a 4 ns window
- Event detection referenced to system clock **global count**;
 - Programmable threshold and **hysteresis**
- Sum integration
 - Configurable integration period
 - Configurable number of bins
- Output:
 - **Energy bins** integrated over $N \times 4$ ns




GEANT4 + [DSAS](#) + Digital Simulation results





Digital Sum Features:

- Digital sum with a **4 ns sampling rate**
- Sum the number of quenching circuits:
 - **Fired** within a 4 ns window
- Event detection referenced to system clock **global count**;
 - Programmable threshold and **hysteresis**
- Sum integration
 - Configurable integration period
 - Configurable number of bins
- Output:
 - **Energy bins** integrated over $N \times 4$ ns




GEANT4 + DSAS + Digital Simulation results




Digital Sum Features:






- Digital sum with a **4 ns sampling rate**
- Sum the number of quenching circuits:
 - **Fired** within a 4 ns window
- Event detection referenced to system clock **global count**;
 - Programmable threshold and **hysteresis**
- Sum integration
 - Configurable integration period
 - Configurable number of bins
- Output:
 - **Energy bins** integrated over $N \times 4$ ns








GEANT4 + DSAS + Digital Simulation results






- Front-End
 - 1 QC per SPAD
 - 1 TDC:8 SPAD
 - Skew correction
 - 12 bits of time code
 - 12 bits of global time reference (clk)
 - 8 bits of address
- Sector readout
 - Energy branch
 - Adder tree for 256 SPADs
 - Programmable event detection
 - Timing branch
 - Shared data bus readout for 32 TDCs
- Post-processing
 - Time-code sorting
 - Energy and timing histogram
 - Best linear unbiased estimator (BLUE)















Timestamp management (event driven mode)








Timestamp binning features:

- Binning to enable data compression
- Bin sizes are configurable
- Bins are grouped by size
- Up to 4 bin sizes
- 256 bins per sector maximum







- Energy & timestamp binning at the same time
- 256 bins per sector maximum (to be split between energy & time)




*Plots are for representative purposes only.

Rebuilding the event within the PDC will feature:

- 1 to 6 configurable energy bins (results of digital sum processing)
- Timestamp binning within each energy bin
- Data stored in SRAM blocks



- Quenching circuit @ 8.8 ps FWHM
- TDC @ 3.5 ps RMS
- Event detection capabilities
- Timing and Energy binning embedded
- Other functionalities for different applications
 - High speed single photon camera mode (~48 kfps)
 - Timestamp streaming mode
 - Energy streaming mode
- Next step: 3D assembly



Université de Sherbrooke

Jean-François Pratte

Serge Charlebois

Artur Turala

Catherine Pepin

Frédéric Vachon

Gabriel Lessard

Guillaume Théberge-Dupuis

Jérémy Chenard

Jérôme Deshaies

Keven Deslandes

Nicolas Roy*

Olivier Lepage

Raffaele Aaron Giampaolo


Robin Scarpellini

Samuel Lavoie-Drainville

Sean Prentice

Simon Carrier

Tommy Rossignol



Collaborators

Fabrice Retiere (TRIUMF)

Jean-Pierre Véran (NRC)

Lorenzo Fabris (ORNL)

Stéphane Martel (TDS)

Samuel Parent (TDS)

Simon Viel (Carleton)

Thomas Jennewein (UW)


nEXO Collaboration

nEXO Canada



UDS

BACKUP



Digital Sum


- Digital count of triggered SPADs inside a bin (dynamic range of 4096 photons).
- Adjustable bin width from 10 ns up to μ s.
- Internal FIFO of 128 bins.

Flag output

- Pulsed output (adjustable from few ns to tens of ns).
- From an OR-tree.
- Timing jitter better than 100 ps RMS (i.e. external TDC).



Analog Monitor

- Current proportional to triggered SPADs.




Controller (1 for 64 PDCs)


- Start PDC acquisition, based on the number of flag received to discriminate dark count.
- Bank of TDCs for timing measurements on flags.
- Receives data from PDCs and includes post-processing.
- Communicate with an external computer.



PDC outputs combined





T. Rossignol *et al.*, A 3D photon-to-digital converter readout for low-power and large-area applications, 2024 *JINST* **19** P09017



**FPGA
Controller
(Xilinx devkit)**


**Adaptor board
(full characterization version)**

Ongoing work:
- Moving to a controller ASIC



2x2 PDC


This is a Mockup!




- 8x8 PDC per tile
- Modular approach to build larger system
- Tile controller ASIC on the back side





- Combining high-end optoelectronic process (CCD) with MEMS-type 3D integration technologies
- 3 substrates, 2 wafer bonding steps, 16 masks and > 350 fabrication steps
- All at Teledyne DALSA facility (Bromont, Québec)




SPAD probing in Geiger-mode



PDC (CMOS+SPAD) probing




Parent, Samuel, et al. "Wafer-Level Characterization and Monitoring Platform for Single-Photon Avalanche Diodes." *IEEE Journal of the Electron Devices Society* (2024).



Previous work on QC discriminators comparison [1]



1. Comparator
2. Unbalanced inverter (UB) - NMOS/PMOS ~19
3. Standard inverter (Std) - NMOS/PMOS ~3



[1] Nolet, Frederic et al. (2023). Quenching Circuit Discriminator Architecture Impact on a Sub-10 ps FWHM Single-Photon Timing Resolution SPAD. *Instruments*. 7. 10.3390/instruments7020016.

The results are based on measurements on the 65 nm CMOS prototype:

- 2 QCs per board, each:
 - Connected to a 2D SPAD on board as input
 - Connected to a PAD at the output
- 3 boards
- ~2 ps RMS electronic pulse jitter shown last year




NSS 2024 - Giampaolo

Conversion time at LSB = 50 ps and dynamic range = 20 ns (TSMC 180 nm)

Conversion time


SV



DV



TV




QV




Time (ns)



Conversion Time

Double Vernier Conversion Time



Single Vernier Conversion Time





Digital Sum Features:

- Digital sum with a **4 ns sampling rate**
- Sum the number of quenching circuits:
 - **Fired** within a 4 ns window
 - **In hold-off** within a 4 ns window
- Event detection referenced to system clock **global count**;
 - Programmable threshold and **hysteresis**
- Sum integration
 - Configurable integration period
 - Configurable number of bins
- Output:
 - **Energy bins** integrated over $N \times 4$ ns



GEANT4 + [DSAS](#) + Digital Simulation results