



中国科学院高能物理研究所  
*Institute of High Energy Physics*  
*Chinese Academy of Sciences*

# Developments of Pixel Detector Readout ASICs for Photon Science at IHEP

Mujin Li – IHEP,


Institute of High Energy Physics, Chinese Academy of Sciences

FEE 2026, 18 May

XIII FRONT-END ELECTRONICS WORKSHOP, PARIS, France

On behalf of the detector group, IHEP

# Advanced Light-Sources in China



Light Source Facilities in China (4<sup>th</sup> Gen with Star)



HEPS: 2025





SHINE: 2027





HALF: 2028



# Outline



# Outline




# Outline



# Photon-Counting: BPIX





- A photon-counting pixel detector for synchrotron radiation end stations (HEPS).
- New BPIX-40: A 6M system assembled for the HEPS beamline BA.
- A series of detectors in different dimensions (2M/1M ...) are also scheduled



Pixel Structure of BPIX

| Specs           | BPIX-20                                      | BPIX-40                                      |
|-----------------|--|--|
| Pixel size      | 150 $\mu\text{m}$ $\times$ 150 $\mu\text{m}$ | 140 $\mu\text{m}$ $\times$ 140 $\mu\text{m}$ |
| Pixel Array     | 104 $\times$ 72                              | 128 $\times$ 96                              |
| Threshold       | 1  | 2  |
| Gain            | Fixed  | 2 bits tunable                               |
| Counting rate   | > 2 Mcps                                     | > 2 Mcps @ Med gain                          |
| Frame rate      | 1.2 kHz                                      | 2 kHz  |
| Counting Depth  | 20 bit                                       | 14 bit                                       |
| Detector Module | 2 $\times$ 4 (208 $\times$ 288)              | 2 $\times$ 6 (256 $\times$ 576)              |
| Module Gap      | 3 mm by TSV                                  | 2.7mm by WB                                  |



Chip and Pixel Layout of BPIX-40


# Evolution of BPIX Detector System



*Institute of High Energy Physics  
Chinese Academy of Sciences*

|                 | 1 <sup>st</sup> BPIX<br>(2015-2016)          | 2 <sup>nd</sup> BPIX<br>(2017-2018)                          | 3 <sup>rd</sup> BPIX<br>(2019-2024)                          | 4 <sup>th</sup> BPIX<br>(2024-2026)           |
|-----------------|--|--|--|---|
| Pixel size      | 150 $\mu\text{m}$ $\times$ 150 $\mu\text{m}$ | 150 $\mu\text{m}$ $\times$ 150 $\mu\text{m}$                 | 150 $\mu\text{m}$ $\times$ 150 $\mu\text{m}$                 | 140 $\mu\text{m}$ $\times$ 140 $\mu\text{m}$  |
| Modules         | 6  | 16   | 24   | 40  |
| Module Array    | 104 $\times$ 72 $\times$ 2 $\times$ 4        | 104 $\times$ 72 $\times$ 2 $\times$ 4                        | 104 $\times$ 72 $\times$ 2 $\times$ 4                        | 128 $\times$ 96 $\times$ 2 $\times$ 6         |
| Pixels          | 360K   | 1M   | 1.4M   | 6M  |
| Energy range    | 10~20 keV                                    | 8~20 keV   | 8~20 keV   | 6~20 keV                                      |
| Bump Bonding    | Indium                                       | CuSn   | CuSn   | CuSn  |
| Packaging       | Wire bonding                                 | Wire bonding   | Through Silicon Via (TSV)                                    | Wire bonding                                  |
| Assembly Scheme | Rigid-flex PCB                               | Rigid-flex PCB   | Rigid-flex PCB with low CTE                                  | HTCC  |
| Dead Area       | 26.3%  | 26.3%  | 11.8%  | 9.3%  |
| Backend Readout | Spartan6 + SFP                               | Kintex7 + DDR3 +<br>Molex Nano-Pitch I/O <sup>TM</sup> Cable | Kintex7 + DDR3 +<br>Molex Nano-Pitch I/O <sup>TM</sup> Cable | UltraScale Kintex Plus + DDR4<br>+ MicroTCA.4 |
| DAQ interface   | 1G Ethernet x12                              | 1/10 G Ethernet x4   | 40G Ethernet   | 100G Ethernet                                 |
| Cooling         | Air cooling                                  | Air cooling  | Water cooling + air cooling                                  | Water cooling + air cooling                   |
| Power           | 100W   | 370W   | 500W   | <2500W  |

# BPIX-6M Detector System




an 8-inch ASIC wafer

Probe card for ATE test

A wafer map of an 8-inch wafer


Probe Card Test – ATE: Yield > 95%




Distribution of thresholds before and after calibration.  
Minimum threshold: 3 keV



BPIX Back-end Electronics



BPIX Detector Module




User DAQ Platform




6M-pixel BPIX Detector Installation

# BPIX-6M



- For the BA beamline station pilot operation, 31 projects were ultimately completed.
- As the main detector of the BA beamline station, the BPIX detector enabled stable operation of user experiments.



6M BPIX pixel detector





6M pixel detector Imaging





User Experiment: Protein-protein Complex

# Outline



# STARLIGHT Detector



Front-end Module Structure






- **HYLITE** (High dYmamic range free electron Laser Imaging deTEctor) is a **charge-integration** pixel detector readout chip designed for SHINE XFEL (Detector: STARLIGHT).
- Semiconductor Array detectorR with Large dynamic ranGe and cHarge inTEgrating readout

| Specs         | STARLIGHT0                                   | STARLIGHT1                                      |
|---------------|--|---|
| Sensor        | 500 $\mu\text{m}$ silicon p-in-n             | /   |
| Pixel Size    | 200 $\mu\text{m}$ $\times$ 200 $\mu\text{m}$ | 100 $\mu\text{m}$ $\times$ 100 $\mu\text{m}$    |
| Array Size    | 64 $\times$ 64                               | 128 $\times$ 128                                |
| Dynamic range | 1~10000 ph./pulse/pixel @ 12 keV             | /   |
| Frame rate    | 1 kHz  | 10 kHz  |
| Detector      | 2 $\times$ 8 ASIC module                     | A 4M pixel detector in vaccum, quadrant movable |

# HYLITE Development Timeline



*Institute of High Energy Physics  
Chinese Academy of Sciences*



- HYLITE0.1
- First small-scale array for basic functions verification
- Date: 2020.10

- HYLITE0.2
- Small-scale array with distributed LDO
- Date: 2021.4



- HYLITE200S
- Small-scale array with PLL and high-speed serializer
- Date: 2022.2

- HYLITE200F
- First full-scale array
- Bump-bonded with sensor
- Date: 2022.8

- HYLITE100F
- 100- $\mu\text{m}$  pixel full-scale chip with PLL and high-speed serializer
- Date: 2026.1

**Under testing**

# HYLITE: Architecture



- Technology: 130 nm 1P8M CMOS
- Pixel Pitch: 200  $\mu\text{m}$  -> 99  $\mu\text{m}$  (110nm process compatible)
- Array Size: 64  $\times$  64 -> 128  $\times$  128
- In-Pixel ADC: 10 bits
- Automatic gain switching with 3 gains
- Frame Rate: 6.3 kHz Maximum (@ 400 MHz clock)->10 kHz
- Power Consumption: <50  $\mu\text{W}$ /pixel

# HYLITE100F: Data Interface









Diagram of the 8b10b Encoding Block



Eye grams of two different data rates with 30-cm cable  
(a): 2 Gbps. (b): 3.125 Gbps. (By. Xiaoting Li)


- Single Chip Data Rate:
  - ~3.2 Gbps @ 8b10b
  - ~2.56 Gbps @ no encoding

# Noise and Linearity



Statistics of counting on SSRF@12keV

Gain-Energy linearity on SSRF









- ENC: 386 e- vs. 487 e- @ single photon injection.
  - Improved design (unpublished): ~100 e-
- 12 keV synchrotron: single/double/triple-photon peaks
- Good gain-energy linearity (sensor damage @ 10 keV)
- Average yield of wafers: **83.7%**

# Module Performance




Institute of High Energy Physics  
Chinese Academy of Sciences




- Frame Rate: 1 kHz
- Chopper Rotation Frequency: 100 Hz
- **SAXS @ HEPS-SDB (Structure Dynamic Beamline)**

3- $\mu$ s integration signal of silicon powder SAXS experiment

# Outline




# HouYi: Burst Mode Charge-integration



HouYi Shoots the Suns

- Start R&D in 2025
- Aiming for High-Z detector with large dynamic range
- Inherited and optimized the design of HYLITE




3D Integrated Structure of HouYi

- Extendable dynamic range via reserved pads for 3D integrated structure
- Sensor: Top Layer, In bump
- Cap: ~25 pF/pixel, PIP Capacitor, 350 nm Process
- ASIC: 130 nm Process, Cu pillar


| Items         | Specs  |
|---------------|--|
| Sensor        | CZT (Electron Collection)                    |
| Pixel Size    | 150 $\mu\text{m}$ $\times$ 150 $\mu\text{m}$ |
| Array Size    | 64 $\times$ 64                               |
| Dynamic Range | 1 ~ 4000 ph./pulse/pixel @ 30 keV            |
| Frame Rate    | 1 MHz ~ 4.7 MHz @ burst mode                 |
| Buffer Depth  | 32   |

# HouYi: Pixel Design




Front-end of HouYi

- Put  $Cf2$  in a separate CAP chip.
- Improved design of the Front-end inherited from HYLITE:
  - Polarity modified
  - Front-end circuits with lower power consumption: e.g: discriminator:
    - HYLITE:  $\sim 280 \mu\text{W}$ (Power on)
    - HouYi:  $\sim 10 \mu\text{W}$




Discriminator of HYLITE




Discriminator of HouYi


# HouYi: Architecture




Pixel Structure of HouYi



Signal Chain of HouYi




Memory Cells




Readout Structure of HouYi

# Layout of HouYi




Layout of the HouYi\_v1F Chip




Layout of the HouYi Pixel



Layout of the Memory Cell




Layout of the Cap Pixel




- Thick gate oxide layer transistor for capacitor
- HVT MOS as the switch for lower leakage


# Test Results of HouYi\_MPW



- Achieved 4.7MHz readout for 32 frames
- ADC sampling rate can reach up to 40 MHz
- Dynamic range of up to 4000 photons @ 30 keV
- Non-linearity is about 3.1%
- SNR at high-gain stage: 7.72 vs 6.14 @30 keV (leakage caused)




Output waveform of the Pre-amp: 4.7 MHz




HouYi\_MPW: 32×32 pixels

| Pixel Position    | Gain Stage | Gain /(mV/ph.) | Non-linearity |
|-------------------|------------|----------------|---------------|
| 1st Burst_pix1    | High       | 4.65           | 0.91%         |
|                   | Low        | 0.135          | 2.49%         |
| 32rd Burst_pix256 | High       | 3.70           | 1.53%         |
|                   | Low        | 0.101          | 3.08%         |



Dynamic Range of HouYi



Test Setup

# Sensor-ASIC Joint Test


- Sensor: 2×2 pixels CZT, wire bonded with the ASIC
- The output shows a clear response to light, indicating that the entire signal chain from the sensor to the ASIC readout is working correctly




Outputs under the Weak Light



Outputs under the Strong Light  
FEE 2026 - Paris, France





Test PCB





Sensor is wire bonded with ASIC

# Outline



# Outline




# Fusion Diagnostics




Institute of High Energy Physics  
Chinese Academy of Sciences

- Fusion diagnose system: “Multi-messenger” (Visible/UV/X-ray/neutron...)
- **XRCS: X-Ray Crystal Spectrometer:** Temperature and rotate speed of plasma, first wall material...
- ITER 7 Cooperators: CN, EU, IN, JA, KO, RF, US
- **Construction of fusion facilities was approved in China. E.g.: BEST**

ITER: International  
Thermonuclear  
Experimental  
Reactor



D-T Fusion Process




ITER Vacuum and Port Plugs



BEST: Burning plasma Experimental  
Superconducting Tokamak

# Specifications of ITER XRCS Pixel Detector



**Red, Green-1 and Magenta** Sights:  $\text{Xe}_{44+}$  (2.5525Å) and  $\text{Xe}_{47+}$  (2.5572Å) from 0a to 0.85a  
**Blue and Yellow** sights:  $\text{Xe}_{51+}$  2.1899Å for 0~0.55a  
**Green-2** View:  $\text{W}_{64+}$  (1.354Å) passing through plasma center


- XRCS: Core/Edge/Survey: Different Detection Energy
  - Core & Edge: Single-photon resolution @ 3 keV
- Detector Panel Neutron Flux:  $10^6 / \text{s}\cdot\text{cm}^2$ 
  - Separated front-end and back-end
- Panel Size: 180 mm × 85 mm
- Vacuum: UHV ( $10^{-5} \sim 10^{-6}$  pa)
- Magnet: 0.2 T
- Run-time control latency: <10 ms
- Maximum Counting Rate:  $10^7$  counts/s/mm<sup>2</sup>

| Sub-system     | XRCS Core  | XRCS Survey                | XRCS Edge                        |
|----------------|--|----------------------------|----------------------------------|
| Wavelength (Å) | 2.555 (4.852keV)<br>2.189 (5.663keV)<br>1.354 (9.156keV) | 1-100<br>(0.12keV - 12keV) | 3.97 (3.12keV)<br>3.73 (3.32keV) |


Ref: Zhifeng Cheng, ITER Spectroscopic Diagnostics and Atomic Data Needs, 2023 Vienna

# BPIX System Test for ITER



- Vacuum Compatibility
  - All components must meet ITER VQC-1 vacuum quality requirements.
  - Test result:  $< 10^{-7}$  mbar
- X-ray Energy Sensitivity
  - Target: 3 keV
  - Test result: 6 keV
- Magnetic Field Resistance:
  - Target: 0.2 T
  - Test result: pass
- Neutron Radiation Tolerance
  - To be specified
  - Long-cable data transfer test: 2.56 Gbps via 1.6-m cable



Vacuum feedthrough and test structure





Vacuum outgassing of the feedthrough cables




Test setup and eye gram of the data port on the speed of 2.56 Gbps via a 1.6-m long cable

# MAPS Architecture

- **Cooperation with CPPM: Patrick Pangaud, Marlon Barbero, Danwei Xu**
- Single-photon resolution @ 3keV
  - MAPS + photon-counting
  - $C_{in} < 1 \text{ fF} / \text{diode}$
  - Energy of threshold: 1.5 keV  $\rightarrow$  ENC  $< 40 \text{ e}^-$  (SNR of 10)
- Large-area panel and less dead area
  - Stitching
- Pixel Size:  $100 \mu\text{m} \times 100 \mu\text{m}$ 
  - Physical pixel:  $25 \mu\text{m} \times 25 \mu\text{m}$
  - 16 diodes per pixel
- High flux of neutron
  - **Double threshold to reject neutron hits**
- Latency:  $< 10 \text{ ms}$ 
  - Frame rate  $> 100 \text{ Hz} \rightarrow 200 \text{ Hz}$
  - Two Counters/pixel, ping-pang




CIS Process Cross Section




Pixels Scale Illustration

# CSA + Analog Sum




Analog Sum Scheme

- Classical CSA structure
  - 4 diodes/CSA, PEX and modeling of the input network
- Double threshold, de-offset discriminator
  - Depth of the counter: 9-bits (10-bits with ovf bit)
  - 4 counters/pixel
- Arriving time difference: 10 ns maximum
- Power Consumption:  $\sim 7.5 \mu\text{W}$
- ENC:  $< 33 e^-$




Noise and Transient Simulations of 15 corners

# ALPIDE-like + Digital Sum




ALPIDE-like Frontend

- Cannot take advantage of low  $C_{in}$  by adopting CSA
- ALPIDE-like front-end
  - Low noise, compact
- How to achieve double threshold?
  - Low threshold: ALPIDE charge threshold
  - High threshold: TOT (Digital threshold)
  - Set different threshold by different counting depth and clock frequency




Digital Sum Structure


# ALPIDE-like + Digital Sum



TOT and Arbitration Logic



$Q_{in}$  800e<sup>-</sup>~3000e<sup>-</sup> Transient Simulation




$Q_{in}$ -TOT Linearity (300e<sup>-</sup>~5ke<sup>-</sup>)

| SPEC                               | Mean  | Standard Deviation |
|------------------------------------|-------|--------------------|
| Charge Gain/ (mV/ke <sup>-</sup> ) | 417.9 | 9.057              |
| Pulse width/us                     | 3.007 | 0.166              |

- Power consumption: ~7  $\mu$ W
- ENC Monte Carlo ( $Q_{in}$ =800 e<sup>-</sup>):
  - maximum: 12.66 e<sup>-</sup>
  - minimum: 7.20 e<sup>-</sup>

# Prospects-Next 5 years




- Detectors of HEPS phase II and other new light sources in China: new ASIC design and system
- Fusion Facilities: ITER, BEST...

# Our Team



- Thanks to our team members for their hard work:
  - Sensor and System Integration: Zhenjie Li, Yaoguang Liu
  - ASICs: Wei Wei, Mujin Li, Shanshan Cui (Postdoc), Chenzhuo Chang (Stu.)
  - Backend Electronics: Jie Zhang, Hangxu Li
  - DAQ: Xiaolu Ji, Xuanzheng Yang(Stu.)
  - Calibration: Yan Zhang, Xueke Ma
  - Mechanics: Zhe Li




# Thanks!




# Back Up Slides

# Calibration Block




- Covers Full Dynamic Range of 10000 photons @12 keV
- Voltage Mode
  - High Linearity
  - Small Input Range
  - 8 mV amplitude voltage pulse -> a 12 keV Photon (“equivalent photons” by calculating input charges)
- Current Mode
  - Large Input Range
  - Worse Linearity
  - DAC Code=1, 150 ns width digital pulse -> 10 12 keV Photons

# In-pixel ADC




- S/H: Sample and Hold Circuit
- Comparator: Generates the stop signal of counting
- Counter/Shifter: Based on a 10-bit Linear Feedback Shift Register (LFSR)
- MUX: Switches modes between counting and shifting
- Gain Latches: 2-bits registers latches gain, located in gain-switching circuits
- Power Consumption: 7.5  $\mu$ W


# Module Mounting: preparation



Module Structure and Corresponding Temp. Factors





Wire-bonding board



Thermal simulation of the wire-bonding board




Bump Bonding Process Verification with Dummy Dies



Bump Quality Verification




# Module Mounting



Dispense Glue on the Holder





Dispense Glue on the Wire-Bonding Board



Bonding the Wire-Bonding Board  
and Holder




Mount the sensor and ASICs



Wire Bonding

# CSA-Pixel Structure




# SHINE XFEL

Shanghai **H**igh repetition **N** rate  
XFEL and **E**xtrême light facility

- 3 FEL beamlines: FEL-I, FEL-II, FEL-III
- Photon Energy: 0.4~25 keV
  - FEL-I: 3~15 keV
  - FEL-II: 0.4~3 keV
  - FEL-III: 10~25 keV
- Pulse Duration: 20~50 fs (5~200 fs)
- Repetition Frequency: 10kHz (1MHz)
- Peak Brightness:  $10^{32} \sim 10^{33}$   
photons/ $\mu\text{m}^2/\text{rad}^2/\text{s}/0.1\% \text{BW}$

Ref:doi:10.18429/JACoW-FEL2017-MOP055



Typical Time Structure of the SHINE Photon Beam