

37th international JEM-EUSO Collaboration meeting

MIZAR ASIC


A. Di Salvo¹, S. Garbolino¹, M. Mignone¹,
R. Wheadon¹, A. Rivetti¹, M. E. Bertaina^{1, 3}

¹ National Institute for Nuclear Physics, Section of Torino, Torino, Italy

² Politecnico di Torino, Dipartimento di Elettronica e Telecomunicazioni, Torino, Italy

³ University of Torino, Physics, Torino, Italy

Production and ASIC test



The MIZAR chip has been delivered to INFN Torino


Production and ASIC test



The MIZAR chip has been delivered to INFN Torino

The test board has been delivered to INFN Torino

Production and ASIC test




The MIZAR chip has been delivered to INFN Torino

The test board has been delivered to INFN Torino

The MIZAR chip has been bonded on the test board

Production and ASIC test




The MIZAR chip has been delivered to INFN Torino

The test board has been delivered to INFN Torino


The MIZAR chip has been bonded on the test board

Preliminary tests: neither open nor short circuits


Data flow



Testing - setup



Testing - setup




Testing



Testing



Testing




Hitmap transmission to the FPGA

Testing




Testing



Data conversion (8 bits resolution)

Testing



Data transmission
to the FPGA

Summary of the preliminary results



TEST	RESULT
Writing/reading of the registers by SPI	✓
Hitmap generation request by FPGA	✓
Hitmap structure validation	✓
Hitmap transmission to FPGA	✓
Pixel masking	✓
Data generation request by FPGA	✓
Data transmission to FPGA	✓
Data structure validation (64 channels, 32 cells partition, 8 bits resolution)	✓

Next steps


Roadmap
Test pulse (TP) configuration
Data analysis with TP stimulus
Channel calibration
Exploring more configurations

EOF


Testing - setup



Testing



Testing



Testing

