



European Organization for Nuclear Research(CERN)


OPC-UA LAr LpGBT status LAPP

March 20, 2025


Etienne FORTIN, Olivier ARNAEZ


Overview

Quick OPC-UA Server Generation Framework



- Ecosystem for the development of OPC-UA
 - in OPC-UA a variable is always value + timestamp + validity
- Initially developed by ATLAS DCS for generation of OPC-UA server
- The developers focus on the "Device logic" and "Device Access layer"
 - No development work needed on OPC-UA protocol and server
- Maintained by a collaboration of CERN-JCOP (Joint Controls Project), ATLAS central DCS, me...
- Used in ATLAS, LHCb, CMS, BEAM, DUNE ...
- Collaboration agreement with CAEN, ISEG, Wiener.






Documentation integrated in quasar v1.7 ...

Specification of the server

- PH-II operation manual : [Link to CDS](#)
- A unique server will implement Atomic functions with elementary low level functionalities that can be used to perform higher level actions such as monitoring, configurations, and scans.
- Atomic functions we mean function that perform that need continuous uninterrupted discussion with the hardware e.g. a sequence of I2C commands to write a specific register.
- Clashes between DCS and TDAQ actions will be handled in the server.
- Low level retries will be also handled in the server
- TDAQ will use these functions to implement the needed configurations and scans. The configurations and scans that are the responsibility of DCS will be implemented mainly in the server



- LpGBT, I2C Master, Analog Input, Eye Opening Monitor, etc...
- Give abstraction over the functionality of the LpGBT chips.
- Client developer don't need to know the details of the LpGBT
- Same LpGBT for calibration and FEB2 -> No specific function

- As almost all our I2C chips use indirect addressing:
 - Several I2C frame are needed to address 1 register
 - To keep the **atomic functions** of the specification: specific class in the server
- Provide method to read/write registers

- FEB2: host DCS functionalities
- CALIB: host DCS functionalities + some LATOURNETT functionalities for the calibration

- DCS monitoring : handled by a threadpool on the server
 - Reading on the board and writing to cache variable
- TDAQ monitoring:
 - By method, direct reading of the values
 - Can also use the threadpool

Integration

OPC-UA Server
Connection status: ●

EMF temperature
ELMB pH-Probe: 0.000

LATOURNETT
pibco_pmg: ●

Power
V2P5_MON_A: 3.521
V2P5_MON_B: 3.481

Temperatures

TEMP_T1	25.710
TEMP_T2	25.710
TEMP_T3	25.710
TEMP_T4	25.710
TEMP_T5	25.710
TEMP_T6	25.710
TEMP_T7	25.710
TEMP_T8	25.710
TEMP_T9	25.710
TEMP_T10	25.710
TEMP_T11	25.710
TEMP_T12	25.710
TEMP_T13	25.710
TEMP_T14	25.710
TEMP_T15	25.710
TEMP_T16	25.710
TEMP_T17	25.710
TEMP_T18	25.710
TEMP_T19	25.710
TEMP_T20	25.710
TEMP_T21	25.710
TEMP_T22	25.710
TEMP_T23	25.710
TEMP_T24	25.710
TEMP_T25	25.710
TEMP_T26	25.710
TEMP_T27	25.710
TEMP_T28	25.710
TEMP_T29	25.710
TEMP_T30	25.710
TEMP_T31	25.710
TEMP_T32	25.710
TEMP_T33	25.710
TEMP_T34	25.710
TEMP_T35	25.710
TEMP_T36	25.710
TEMP_T37	25.710
TEMP_T38	25.710
TEMP_T39	25.710
TEMP_T40	25.710
TEMP_T41	25.710
TEMP_T42	25.710
TEMP_T43	25.710
TEMP_T44	25.710
TEMP_T45	25.710
TEMP_T46	25.710
TEMP_T47	25.710
TEMP_T48	25.710
TEMP_T49	25.710
TEMP_T50	25.710

DCDC

p3p4V_P8_LKFT	TRUE	p3p4V_sice0a12	TRUE	p3p4V_sice2	TRUE
p3p4V_P8_RIGHT	TRUE	p3p4V_sice12a16	TRUE		
p3p4V_sice10a4	TRUE	p3p4V_sice17a20	TRUE		
p3p4V_sice5a8	TRUE	p3p4V_sice21a24	TRUE		

FBSTB

LPGBT11a11_R5TB	TRUE	VTRX5_R5TB	TRUE	PA7_9_R5TB	TRUE
LPGBT14a24_R5TB	TRUE	VTRX6_R5TB	TRUE	ADC7_9_R5TB	TRUE
LPGBT13_R5TB	TRUE	VTRX7_R5TB	TRUE	PA10-12_R5TB	TRUE
LPGBT12_R5TB	TRUE	VTRX8_R5TB	TRUE	ADC13-15_R5TB	TRUE
VTRX1-R5TB	TRUE	PA1-3_R5TB	TRUE	PA13-15_R5TB	TRUE
VTRX2-R5TB	TRUE	ADC1-3_R5TB	TRUE	ADC13-15_R5TB	TRUE
VTRX3-R5TB	TRUE	PA4-R5TB	TRUE	PA16_R5TB	TRUE
VTRX4-R5TB	TRUE	ADC4-6_R5TB	TRUE	ADC16_R5TB	TRUE

EMF DCS WCCOA

OPC-UA Monitor

Refresh every (seconds):

CHALET

LpGBT

Configuration

- Calib mode: 1
- DC as pulsing: true
- Selected channel: 0

LpGBT

- Link 0 ready: 1

Temperatures

- Temp. CLAROC: 22.6921834880896073
- Temp. LADOC: 23.134712107494522

GPIOs

- MUX Attn: true
- MUX Sel 0: true
- MUX Sel 1: false
- MUX output sel.: true

LADOC

- DAC value: N/A
- Fine tuning DAC: N/A
- Tuning IV ref.: N/A

LAPP DCS (Web)

CABANE

LpGBT_A

LpGBT

- Link A ready: 1

Configuration

- Calib mode: 1

Temperatures

- Temp. 1: 25.722569688246097
- Temp. 2: 25.178587173836036
- Temp. 3: 25.178587173836036
- Temp. 4: 55.24507863927442
- Temp. 5: 24.8227512352914
- Temp. 6: 25.178587173836036
- Temp. 7: 25.722569688246097

LADOCs

M0

- DAC value: 0
- Fine tuning DAC: 128
- Tuning IV ref.: 0

LADOC_2

- DAC value: 0
- Fine tuning DAC: 128
- Tuning IV ref.: 0

M1

LADOC_1

- DAC value: 0
- Fine tuning DAC: 128
- Tuning IV ref.: 0

M2

LADOC_1

- DAC value: N/A
- Fine tuning DAC: N/A
- Tuning IV ref.: N/A

LpGBT_B

Configuration

- Calib mode: 1


LpGBT

- Link B ready: 1

Temperatures

- Temp. 1: 24.294452691241702
- Temp. 2: 25.17972906157298
- Temp. 3: 24.821626512007356

EMF DAQ



- On the server:
 - All the main functionalities are made all boards are configured by the server at EMF everyday.
 - Prototype presented at LAr week in mars 2024, and accepted by steering to go to production.
 - Missing one class for the I2C chip for HEC
 - Several optimisations are possible
 - Support of Real calibration/latournett boards
 - Uniformisation of error code
- On the clients:
 - FEB2:
 - Client using the real functionalities of the server to configure the board
 - Partition and cpp client
 - Calibration:
 - Partition and cpp client
 - DCS Wincooa client
- At we need more HW to test in real condition EMF:
 - several FEB2
 - calibration board
 - latournett board