# Belle II experiment and its data acquisition system

SATORU YAMADA(KEK)

## Flavor physics (quark sector)

- > There are three generations of quarks and leptons
  - Only difference of the generations
    - -> Yukawa coupling with Higgs field
  - How a quark decays to another quark with different flavor
    - Cabibbo-Kobayashi-Maskawa matrix

$$egin{bmatrix} d' \ s' \ b' \end{bmatrix} = egin{bmatrix} V_{ud} & V_{us} & V_{ub} \ V_{cd} & V_{cs} & V_{cb} \ V_{td} & V_{ts} & V_{tb} \end{bmatrix} egin{bmatrix} d \ s \ b \end{bmatrix}$$


#### Questions in flavor physics

- Why three generations?
- Why CKM matrix elements take the values?
- CKM matrix is the only source of CP violation?

#### Good probe for new physics

- Heavy flavor particle -> decay to lighter flavor particles
- Many suppressed decays in the Standard Model





# Why B factory?

B meson (b-quark)

- In the heaviest generation (top, bottom)
- Heaviest quark to form hadron
- -> Many decay modes through different flavors
  - Large CP violation was expected
  - Rare decays suppressed in the Standard Model
- Energy frontier
  - Direct search of new particle
  - LHC (ATLAS, CMS experiments)
  - -> Aim at production of "real" new particles
- Luminosity frontier (High precision measurement)
  - Indirect search of new particle
  - Hadron collider: LHCb
    - Cross section is higher than Belle II
  - B factory experiment : SuperKEKB (Belle II experiment)
    - > Clean environment. Reconstruction efficiency is higher than LHCb



### Belle II Experiment

> Search for new physics beyond the Standard Model(SM) via high precision measurement with high statistics samples of B/D/tau decays.

#### SuperKEKB accelerator


- Designed luminosity: 30times as large as KEKB
- > 50 ab⁻¹ in ~10 years (cf. 1ab⁻¹ @ Belle experiment)

#### Belle II collaboration:

>1000 collaborators from 27 countries and region with many CPPM colleagues participating!

### **Belle II Collaboration Map**








# Precise measurement of Unitarity triangle

Belle II: Unitarity triangle as a probe for new Physics


- If there is inconsistency in measurement of the triangle, it is expected that new physics beyond SM contributes it.
- Angle measurement:
  - Belle II 50ab-1:  $\phi_1(\beta) < 0.3^{\circ}$ ,  $\phi_2(\alpha) < 1^{\circ}$ ,  $\phi_3(\gamma) < 1.5^{\circ}$
  - If the triangle does not close -> New physics
- Sides of the triangle
  - To resolve tension between inclusive and exclusive measurements of  $|V_{ub}|$





# One of Belle II highlights: B->Kvv decay

Decay in Standard Model: very rare decay



Preceise prediction for SM decay modes is possible.

$$Br(B->Knunu) = 0.56+/-0.04 e-5$$

Sensitive probe for new physics!


It had not been discovered.

- Two neutrinos carries energy away.
- ➤ B.g. is relatively large compared with the branching ratio.

$$BR(B^+ \to K^+ \nu \overline{\nu}) = [2.4 \pm 0.5(\text{stat})^{+0.5}_{-0.4}(\text{sys})] \times 10^{-5}$$

- 3.6sigma from the null hypothesis
- ➤ The measured branching ratio has the tension of 2.7sigma from the SM prediction

Experimental result for the BR of B->Knunu before 2023





# Belle II Data Acquisition system



### Belle II Detector


Vertex determination: → PXD, SVD

Tracking: → CDC


Particle ID : → TOP, ARICH

• Calorimeter : → ECL

Muon, neutral Kaon → KLM



### Flow of data in experiment






# DAQ(DATA ACQUISITION SYSTEM)

**PCs** 

boards








### Trigger and Timing distribution

- ➤ Distribution of clock and trigger
  - ➤ Need to distribute system-clock over nodes (O(1000))
    - Clock: 127.216MHz (from SuperKEKB RF)
    - ➤ Jitter < 20ps
  - Trigger issued by Global Trigger Logic is also distributed
- Collection of the status of FEE and readout boards
  - Fast control: status info. of each node, busy handshake

#### Block diagram of Belle2 clock distribution




#### Fast timing switch(FTSW)

FPGA: Xilinx Virtex-5

I/O ports:

- \* Optical fiber
- \* LAN cable (CAT7)



FTSW-S






(M.Nakao)

### <u>Upgrade of the Belle II readout system for Run2(2024-)</u>


#### Motivation

- Difficulty in maintenance during the entire Belle-II experiment period
- Upgrade the current bottlenecks in COPPER (CPU, PCIbus, GigabitEthernet etc.)




### Possible frameworks







### Proposal (0): KEK



# Proposal (1): BNL

- Front End Link eXchange (FELIX)
  - Developed for ATLAS Phase-I Trigger/DAQ Upgrade (for 2021)
    - BNL designed hardware & co-developed firmware
  - Generic PCle card with Kintex Ultrascale FPGA
    - 48-channels Tx & Rx links in 8 miniPODs
    - PCIe Gen3 x16 lanes interface to host
    - Supports versatile line rates & timing systems
      - TTC; TTC-PON; White Rabbit
    - Supports Belle II TTD recently
  - Capacity:
    - 460 Gb/s input/output via optical fiber
    - Up to 128 Gb/s to host



Collaboration between BNL and ANL, CERN, Irvine, Nikhef, UCL, Weizmann [with FNAL (artDAQ)]



### Proposal (2): IJCLab, CPPM



Developed for LHCb(+ALICE) upgrade

### 仕様:

➤ I/O : 48 bidirectional link

FPGA : Intel Arria10 (10AX115S3F45E2SG)

PCIExpress : Gen3x8 x2

> 8 LVDS links

# Proposal (3): IHEP

CPPF Module for Belle II DAQ Upgrade

Originally designed for CMS by IHEP/Beijing

It is running in CMS Trigger System(Minor revision for FTSW interface)

**SEM** 

uTCA compliant: Double width AMC card

IO(>10 Gbps, suitable also for Belle II future upgrade)

Inputs: Four 12ch MiniPoD connectors(48)

Outputs: **Two** 12ch MiniPoD connectors(24)

**Processing and Control** 

#### **FPGA**

-- XC7VX415T-2FFG1157C(48 GTH)


-- XC7K70T-2FG484C

#### Flash

-- PC28F00AG18FE


DDR4: 1/2/4/8 Gb

Protocol : PCIE ,Slink



### PCle40 board

- PCI Express board with a large FPGA and 48 optical transceivers
- Originally developed for LHCb and ALICE
- Its functionality is also suitable for the readout hardware of the Belle II DAQ.



# COPPER (VME-9U board)



# PCIe40 (PCIExpress card)



# of input channels:


COPPER: max 4 PCIE40: max 48

# of readout boards used for Belle II:


~200 COPPER boards -> 21 PCIe40 boards


### Firmware and software development for the new system

- ➤ Keep the three interfaces with the other system.
  - > FEE: belle2link protocol (data readout, slow-control)
  - > TTD : FTSW protocol
  - > HLT : Ethernet
- Data-processing done by COPPER CPU moves to FPGA in PCIe40
  - Data-formatting, data-check, and partial even-building
- Software on readout PC
  - DAQ software, slow-control software




# Replacement schedule of readout system (COPPER -> PCle40)


















- ➤ COPPER system for all sub systems(but PXD) will be kept for a while as backup so that we can roll back quickly in case of a serious trouble.
- Actually, at the beginning of physics run, it was reverted to the old system for a month due to slow-control issue.

### Recent progress: event building by software

- Before LS1, event-building was performed in PCIe40 FPGA on-chip memory.
- The new scheme has been developed in LS1 by using PC server memory for event-building.
  - > Larger memory increases the room to wait for events from FEEs before buffer-full.



- Throughput up to ROPC: FEE->PCIe40->ROPC software: 4.9GB/s
  - Note: Data were not sent to HLT in this measurement
- ➤ In a high-rate test including data-transfer to HLT, 800MB/s/ROPC at 32kHz was achieved.
  - Trigger holdoff to avoid buffer-full in FEE is the current bottleneck.




# High level trigger

#### **Functions**

- 1. Event reconstruction from data of all detectors except for PXD
- 2. Reconstruction software developed for offline analysis is also used in HLT
- 3. For trigger selection, physics event selection is applied. (rate reduction: 1/3)
- 4. ROI information from reconstructed SVD tracks is fed to PXD for data size reduction

Complex operation needs large CPU power → parallel processing






### Tsukuba B3 HLT server room

- > 1 rack has one HLT + STORAGE unit
- ➤ 10 units in operation (4800 cores) + 3 more units under preparation (-> 6400 cores)
- ➤ All assembled by Belle II researchers










- We assume a linear increase in the processing time and L1 trigger rate with the average instantaneous luminosity, and extrapolate the scenario for higher luminosity with a straight line fit.
- Next, we look at the HLT throughput ⇒ Put L1 trigger rate in the same plot and add contingency bands.




# **HLT** reinforcement

- In 2019, the operation started with 10 HLT units.
- ➤ Since it is parallelized system, we can add up new servers for the performance improvements.
- So far 4 HLT units have been added. 15<sup>th</sup> unit will be installed this summer.



### Processing time for online event reconstruction

- > Efforts for reconstruction software tuning of each sub-system is important.
- Since this software is developed for offline analysis, developers sometimes does not pay so much attention about resource usage...




### OTHER LONG-TERM DEVELOPMENTS

#### FTSW4

### **NEW FTSW MODULE: FTSW4**

- > FTSW4 (FTSW with fully optical ports ) development status
  - Main target of application : CDC new FEE(RECBE2)
  - Testing a prototype module.
  - ➤ The 2<sup>nd</sup> version of protype has been ordered and will be available in this JFY. Mass production in the next JFY.



### VARIOUS IDEAS FOR HLT PERFORMANCE IMPROVEMENTS


Near-term project with software:

Pre-filtering study (TYL)



### Long-term project :

- GPU acceleration(KEK)
- FPGA acceleration(Shandong, KEK)



Readout upgrade with PCIe400?

- Currently, PCIe40 performance is good enough. Time since the last injection[us]
- Probably, readout for a new sub-detector in future or a new data-path for triggerless readout for anomaly detection?

# <u>Summary</u>

### The Belle II experiment

- ➤ The Belle II experiment aims to discover new physics beyond the Standard Model using the SuperKEKB electron-positron collider at KEK.
- ▶ Both the accelerator and detector have been upgraded from the former Belle/KEKB experiment. The target integrated luminosity is 30 times larger than that of the Belle experiment.

### Belle II data acquisition system

- The replacement of the Belle II readout system with PCIe40 boards developed by CPPM was completed last year.
- > A throughput of around 5 GB/s was measured in a performance test.
- >The PCIe40 currently provides sufficient performance for the Belle II DAQ system, but we are also interested in a new PCIe400 technology for a future front-end electronics (FEE) upgrade or a dedicated path to detect exotic events at high throughput, for example.



# **END**




#### Belle II paper in preparation

# $B^+ \to K^+ \nu \overline{\nu}$ : Analysis strategy

- Two methods: an inclusive tag (8% efficiency) and conventional hadronic tag (0.4% efficiency)
  - many common features except tag
- Use event variables to suppress background
  - Inclusive:
    - preselect events where missing momentum and signal kaon well reconstructed
    - 2. First boosted decision tree (BDT1): 12 variables
    - 3. Second BDT2: 35 variables 3 times sensitivity
    - 4. BDT2 fit extraction variable in bins of  $\nu\bar{\nu}$  mass-squared q<sup>2</sup>
  - Hadronic tag: single BDT for fit
    - key variable any additional calorimeter energy other than K+tag

IJCLab Seminar





5.10.2023


### Readout: Improvement in throughputs

- ► PCle3.0 x 8lanes -> 2x PCle3.0x8lanes
  - Integrated 2xPCle interface into sweb firmware
  - Connect even and odd channels to different DMA controllers for load balancing
  - Busy as an OR of the programmable full of both DMA descriptors FIFOs
- Ch 0 Ch 1 **Even channels** MUX Ch n/2 - 1 Ch n/2 Ch n/2 + 1**Odd channels** MUX Ch n - 2

- Data transfer speed via PCIExpress has been doubled in the B4 test bench.
- Deployment of this feature in Belle II DAQ is to be done.

(Please note that the current bottleneck is not this PCIExpress transfer but CPU usage of readout PC software.)

Throughput test with data generator in firmware and discarding data in software




14GB/s!!



### <u>Component : FTSW module</u>

- VME6U module
- Xilinx Virtex5 (reasonable but not so much resource)
- ➤ 24x RJ45 ports on 2 slots-width
  - Some modules are equiped with SFP(small form-factor pluggable) transceivers for optical communication by using 2 types of FMC(FPGA Mezzanine Card)
- Distribute signals to 8-20 destinations
  - In total around 1000 devices are connected to the TTD system.
- Clock : 127 MHz (RF freq./4)
- Custom protocol (b2tt): 254 Mbps

### Different I/O types of FTSW








### I/O of FTSW module

- 4 pairs in a LAN cable are used for signal transmission
  - 2 pairs for incoming and other 2 pairs for out-going
- > JTAG signal can be distributed on a dedicated cable.
  - Programming firmware on FrontEnd Electronics(FEE) can be done quickly





# From FTSW to FEE ( clock and trigger signals )

- Bunch crossing : around 4ns
- Minimum 190 ns interval between two triggers
  - SVD readout requirement (APV chip 6samples)
  - Also too small interval makes it difficult to separate CDC tracks

#### Data format:

RSV5


NONE

0xd

Oxf


reserve 5

not a trigger



### From FEE/ROB to FTSW(BUSY, ERROR etc.)

### From FEE/ROB to FTSW



- ➤ If error is reported -> DAQ stops
- ➤ If busy is reported -> pause the trigger distribution (BUSY handshake)



### Busy handshake

- For any DAQ systems, we need to consider
- "What will happen when input data from FEE > max. throughput of DAQ?"
- -> In Belle II DAQ, the TTD system takes care of it.

#### If trigger rate becomes too high for DAQ system


- Unprocessed data are accumulated in buffer of DAQ nodes
- If buffer becomes completely full -> part of events are lost
- Usually, in this case, data processing cannot continue, because data format is broken.

To avoid this issue, we monitor the usage of FIFO on readout board.

- If buffer become almost full, the readout board send busy signal to the trigger distribution module to stop issuing trigger.
- By using this fast control, but we can control the throughput of data.

### TTD (for telescope test)

(M.Nakao)





### Interface between FEE and backend servers

FEE(front-end electronoics)

**FEE** board

FPGA based board : Serial data transmission from **FPGA** 

Trigger/clock

FIFO

- Backend DAQ : PC farms with Ethernet
- Readout system needs to connect the two systems

Connon for all subjects

data

**Backend DAQ** 

Readour board

Readout sytem

Belle II link protocol is used for communication between FEE and readout board

FPGA on Front-end electronics board


Triboor Clock

## Overview for Belle2Link

Belle2Link is a name for global fast data readout and transmission between Detector Front-End Electronics(FEE) and Back-End DAQ system of Belle II experiment. It features, with system simplicity and reliability, as:


- unification in hardware design(for each detector sub-system)
- unification in firmware design(for each detector sub-system)
- 3. provides electrical isolation
- 4. provides high speed transmission rate
- 5. work at different input data rate(with different detector sub-system)
- 6. home brew transmission protocol
- 7. Slow control on the same link

Line rate 2.54Gps



Belle2link paper


https://doi.org/10.1016/j.phpro.2012.01.036



### Belle2link core in FEE FPGA

- From Readout board : R/W of FEE registers
- To Readout board
  - Event data
  - Register value (read access from readout system)

Common FPGA IP core is prepared and each sub-detector FEE experts implement the core in their firmware





#### Data processing on readout board

- Readout board (-LS1): COPPER ( COmmon Pipelined. Platform for Electronics Readout )
  - Versatile DAQ board developed at KEK
    - -> basically same functionality in the previous Belle experiment
  - > can be equipped with various I/O cards and CPU card
    - -> new daughter-boards for Belle II are used



- CPU: Intel Atom 1.6GHz Z530P
- DDR2 SDRAM 512MB
- PXE boot from ROPC
- Gigabit Ethernet x1





#### Data processing on COPPER CPU

- Data formatting (Add header and trailer to raw data)
- Plain data check
  - Event incrementation, check magic word etc.
- Add XOR checksum
- Report data-flow status to slow contro



## Current data size of PXD and other sub-systems


> PXD data size depends on hit occupancy

Since PXD data size is not so large, the ROI reduction has not been turned on yet.

Detector occupancy in 2021 runs 0.1 % => 15 kB/ev => 150MB/s (L1 trigger rate = 10kHz)

- Expectations before LS2
- > 0.5 % => 100 kB/ev => 3 GB/s @ (L1 trigger rate = 30kHz)
- Expected that fraction of PXD data wo ROI will grow from
   10% to 60% to compare to all other detectors before LS2

(I.Koronov @FSP Workshop: Slow pion tracking)





#### Trigger system

#### **Sub-Triggers**

• CDC : for charged tracks (barrel only)

• Momentum measurements: 2D and 3D

• Impact parameter : dz (no dr)

Track counting: up to 12 tracks / charge

• Event timing: jitter ~ 30ns

• Event topology: back-to-back, opening angles, etc

• ECL: for neutral and charged tracks

• Energy sum

• Position and energy measurements : cluster by cluster

Cluster counting

• Event timing: jitter ~ 30ns

• Bhabha event ID

• TOP: for timing for charged tracks (barrel only)

• Event timing: jitter < 10ns

KLM

• Muon tracking

		Belle	Belle II
Process	C.S. (nb)	R @ L=10 <sup>34</sup> (Hz)	R @ L=8x10 <sup>35</sup> (Hz)
Upsilon(4S)	1.2	12	960
Continuum	2.8	28	2200
μμ	0.8	8	640
ττ	0.8	8	640
Bhabha *	44	4.4	350
γ-γ *	2.4	0.24	19
Two photon **	13	130	10000
Total	67	~190	~15000




<sup>\*</sup> Rate of Bhabha and y-y are pre-scaled by factor 100

<sup>\*\*</sup> Rates are estimated by the luminosity component in Belle L1 trigger rate

# TROUBLES IN CONNECTION

- ➤ B2ldown in a channel (July. 20)
  - Reconnect connectors inside a patch-box -> recovered.
- requent ttdown issues (July. 20)
  - ➤ After the TTD cable for rtop1 was tied to other cables, the TTD error signals disappeared. Tension in the TTD adapter was reduced?



5




# LAN cable interface -> optical interface :

- Motivation: Use SFP+ connector for the TTD system instead of a copper LAN cable.
  - ➤ For a test, soldering to connect SFP+ to general I/O port of Arria 10 was done by a company for one PCIe40 board.



CAT7 Optical fibers Cable(now) (plan)




The board works fine at B4 test bench(b3ropc06) but after it was moved to a KLM readout PC no TTD link was established. It was not working when putting back to the test bench. So, some mechanical damage might have happened on the fragile part.


- ➤ Since this soldering is an irreversible modification to the PCIe40 hardware, currently soldering on other PCIe40 boards is on hold.
- Hopefully, implementation of "auto-reset" scheme explained in this talk could help the reduction of ttlost from PCle40.

#### Increasing computational powers of HLT (# of CPU cores)

- Together with the tuning of reconstruction software, # of HLT units will be increased.
- > It is a scalable system because event-building is done before HLT.
  - Increase # of HLT units and different events can be processed in parallel.



# Considering upgrade of readout system: boundary condition




Basic framework of belle2link (Rocket-IO based serial link) should be the same. Otherwise FEE's FW/HW update might be needed.

Upgrade like GbE -> 10GbE will be possible, if we upgrade switches.



#### Software framework of high-level trigger

- ➤ Based on the event-by-event parallel processing implemented in Belle2 Analysis Framework (basf2).
- One HLT unit consists of :
  - > Input server
  - Worker nodes
  - Output server
- We use multiple HLT units to achieve high performance.
- ➤ Unit structure. One unit houses 320 cores. Current : 5 units = 1600 cores (of 6400)






### Golden mode for CP violation measurement : $B \rightarrow J/\Psi K s$

➤ This mode was used for the discovery of CP violation in B-decay

> Sensitive to φ1 angle


Time dependent measurement is performed.



The result with 362fb-1 of Belle II data

$$\begin{split} C_{CP} &= -0.035 \pm 0.026 \pm 0.012 \\ S_{CP} &= 0.724 \pm 0.035 \pm 0.014 \end{split}$$

HFLAV:  $C_{CP} = 0.000 \pm 0.020 S_{CP} = 0.695 \pm 0.019$ 



 $\mathsf{B}_{\mathsf{tag}}$ 


 $\Delta z = 130$ um



45/54

## <u>CP violation in penguin decays : $B \rightarrow \eta' K s$ , $B \rightarrow K s \pi 0 \gamma$ </u>

- Penguin mode: Contribution from new Physics to a loop can be expected.
- $b \longrightarrow \bigvee_{W} q$
- > Time-dependent CPV was measured for some decay modes.
- Belle II has good sensitivity to decays including gamma.



Currently, the result from 362fb-1 data is consistent with SM.



46/54


### Unitarity triangle の精密測定


SM の非自明なチェック


BSM は量子効果により CP violation や B, K meson oscillation に影響


例:余剰次元模型 (Randall-Sundrum): たくさんのプロセス @ tree


超対称性模型: sin 2φ₁ via b→ss̄s, εκ, ΔMd,s @ loop















### Anomaly(?): B -> D(\*)tau nu measurement: overview




$$R(D) = Br(B->D\tau v) / Br(B->Dlv)$$
  
 $R(D^*) = Br(B->D^*\tau v) / Br(B->D^*lv)$ 

 Belle II recently report a new result of R(D\*) with a hadronic tag method.



- Possible NP effect at tree level
- R(D\*),R(D): Clean theoretical prediction
- Tension(?) from SM prediction from combined results (Belle, Babar and LHCb)

Current status of R(D\*) and R(D)







### B -> D(\*)tau nu measurement : Belle II new result


Belle II 1st result with 189fb-1 data


K. Kojima@2023JPS autumn



#### extra energy on ECL calorimeter








- $R(D^*) = 0.267^{+0.041}_{-0.039}(\text{stat.})^{+0.028}_{-0.033}(\text{syst.})$ 
  - Consistent with SM
  - Analysis with semi-leptonic tagging would be available at winter conferences.



## 1st evidence : B->Kvv decay

Decay in Standard Model: very rare decay




Preceise prediction for SM decay modes is possible.

Sensitive probe for new physics!

#### Experimental result for the BR of B->Knunu

It has not bee discovered so far.

- Two neutrinos carries energy away.
- ➤ B.g. is relatively large compared with the branching ratio.





# B->Kvv decay : Inclusive tag analysis(ITA)

#### K<sup>+</sup> selection


Reconstruct a track with at least one pixel hit in and use PID to identify it askaon


- • $\epsilon$ (KaonID) ~ 68 %
- mis-tag rate ( $\pi \to K$ )  $\sim 1.2 \%$


#### Rest of the Event (ROE)

- Charged particles
- Neutrals
- K<sub>S</sub>


Backgrounda suppressution with sphericyt of the event.











 $B(B \rightarrow Kvv) = (2.8 \pm 0.5(stat.) \pm 0.5(sys.)) \times 10^{-5}$ 





### B->Kvv decay : Hadronic tag analysis(HTA)


- Reconstruct Btag events with 35 different hadronic decay modes
- > Events from the HTA signal region represent only 2% of the signal region ITA

#### B.g. suppression with:

- Extra energy on ECL
- Missing energy and momentum












# B->Kvv decay: Combination of the results from two analysis

- ➤ 1<sup>st</sup> Belle II result with 63fb<sup>-1</sup> data did not show the signal
- ➤ 362fb<sup>-1</sup> result was reported in August this year.

$$BR(B^+ \to K^+ \nu \bar{\nu}) = [2.4 \pm 0.5(\text{stat})^{+0.5}_{-0.4}(\text{sys})] \times 10^{-5}$$




- ➤ 3.6sigma from the null hypothesis
- ➤ The measured branching ratio has the tension of 2.8sigma from the SM prediction

### <u>Direct search for new particle at Belle II: Dark sector</u>

> Dark matter is still one of the biggest mystery in physics.

➤ WIMP around O(100)GeV has been the most prominent candidate but so far it has not been discovered yet at direct DM searches and the LHC experiments.

Attempts to search DM in a wider field is ongoing.





- ➤ When a hypothesis particle in a dark sector has slight coupling with SM particles, the decay to dark sector particles could be measured in accelerator experiments.
  - Belle II has sensitivity to the low mass (<10GeV)region.</p>




## Z' search: the 1st Belle II physics result

- Z' is produced by e+e- collision and decays into invisible particles(nu, dark matter)
- Z' mass can be measured from u+umomentum
  - Peak should be found in recoil mass spectrum
- > The biggest b.g. is:
  - e+e- -> τ+τ- and tau decays to mu and neutrino
- Set the limit to Mz' and coupling constant g' in Lmu-Ltau model













### Dark photon and dark Higgs search

- > E+e- -> A'(dark photon) + h'(dark Higgs)
- > A' decays into u+u-
  - > If A' is heavier than h': h' is invisible
  - Missing energy: Strong field of Belle II
- ➤ World first limitation in Mass of A'[1.65-10.51 GeV] even with a small amount of data (=8.34fb-1)















### Dark photon and dark Higgs search

- > E+e- -> A'(dark photon) + h'(dark Higgs)
- > A' decays into u+u-
  - > If A' is heavier than h': h' is invisible
  - Missing energy: Strong field of Belle II
- ➤ World first limitation in Mass of A'[1.65-10.51 GeV] even with a small amount of data (=8.34fb-1)













#### PCle40 firmware user-logic part

Implement the COPPER functions(fw+sw) to PCIe40 firmware



#### Functionalities of user-logic

- Event-building
- Formatting
- > Data-check



ch 47

**Event-headerd** 

Link header

ch 0

Link trailer

Link header

ch 1

Link trailer

• • •

Link header

ch 47

Link trailer

**Event-trailer** 



