



### **BASHI:**

# Bootstraping mAps development in a Shared Investigation

Yuta Okazaki (KEK ITDC)

May 14, 2025 2025 Joint Workshop of FKPPN and TYL/FJPPN

# **BASHI project**

- BASHI : Bootstrap
  Delevelopment in a Shared Investigation
  - A collaboration betwee more development centers, ITDC at KEK and C4Pi at IPHC, other groups to match the challenges of the development of CMOS monolithic active pixel sensors (MAPS) in the mid and long term.
- Goals
  - Development of OBELIX sensor (TowerJazz 180 nm) for Belle II vertex upgrade VTX
  - R&D in the development of intrinsic amplification by impact in the silicon for the monolithic technology
  - R&D on the new generation MAPS (TPSCo 65 nm) for ALICE ITS3 and future applications



### **Project institutes and members**



# Belle II vertex detector upgrade

- New vertex detector VTX : Fully pixelated 5-layer detector using CMOS MAPS
  - Higher space-time granularity
  - Small material budget : ~  $2.4\% X_0$

#### Ceptin MAPS sensor :

- Optimized BELle II pIXel chip (OBELIX)
- New CMOS MAPS for Belle II vertex upgrade
- Tower Jazz 180 nm
- OBELIX matrix is based on TJ-Monopix2 for HL-LHC ATLAS
- /afer• Implementing new digital periphery and trigger logic for Belle II
  - Detailed performance characterization of <u>TJ-Monopix2 is cruccial of OBELLUX</u> design <u>Universite</u> <u>Bescence</u> <u>Autor</u> <u>Autor</u> <u>Current</u> <u>Curren</u>

oling

Outlet position influence : FLUENT modeling only airflow FEM modeling for now





### **TJ-Monopix2** performance characterization

#### **TJ-Monopix2**



- Chip size : 2 cm × 2 cm
- Pixel pitch : 33  $\mu$ m × 33  $\mu$ m
- $512 \times 512$  ch
- ~ 1  $\mu$ W/pixel (90 mW/cm<sup>2</sup>)
- 25 ns time stamping

#### Lab-testbench measurements



## **KEK PF-AR testbeam line**

#### 3 GeV electron beam with SOI telescope

#### SOI telescope

- 4 INTPIX4NA sensors : for tracking
  - Pixel pitch:  $17 \,\mu m \ge 17 \,\mu m$
  - $\sim$  300  $\mu$ m thickness
  - ADC from all pixels are recorded
  - Select Rol to reduce the data size
- XRPIX5 sensor: for trigger
  - Pixel pitch: 36  $\mu$ m x 36  $\mu$ m
  - Trigger latency: a few 10 μm at most\_
  - No data stored in DAQ
- Reconstructed track rate on TJ-M
  - roughly about 70-80 Hz/cm<sup>2</sup>
- Preliminary results
- Efficiency is above 99%
- Position resolution : 12-14 µm





# **OBELIX** prototype

N			
OBELIX-1 matrix: 896x464 pixels overall size 30.2x18.8 mm² Matrix matrix analogue periphery higital periphery		TJ-Monopix2	OBELIX
	Year	2020	2025
	Pixel pitch	33 µm	33 µm
	Sens. area	17× 17 mm²	~ 30× 16 mm <sup>2</sup>
	Sens. thickness	25 - 100 <i>µ</i> m	~ 30 µm
IPHC group leads the overall design. Ph.D student (Xiangyu) from KEK contributes the design of OBELIX-1 (LDO regulator part).	Integration	25 ns	25 - 100 ns
	Bandwidth	320 MHz	320 MHz
	Power	200 mW/cm <sup>2</sup>	200~300 mW/cm <sup>2</sup>

The design of the sensor is now achieved and simulations as well as verifications are on-going before its submission.

TID

fluence

(depending on the hit rate)

< 1 MGy

 $10^{15} n_{eq}/cm^2 < 5 \times 10^{14} n_{eq}/cm^2$ 

0.1 MGy

# Next generation MAPS for ALICE

#### ALPIDE (ALice Plxel DEtector)



#### Used in ITS2

- TowerJazz 180 nm
- Pixel pitch : 29.24  $\mu$ m × 26.88  $\mu$ m
- 1024 × 512 ch
- 40 mW/cm<sup>2</sup>
- Readout : Digital
- Process : Standard



#### New MAPS for Inner Tracker System

- Using TPSCo 65 nm CMOS technology
- Prototype with a variety of key parameters
  - Pixel pitch (15  $\mu$ m, 18  $\mu$ m, 22.5  $\mu$ m)
  - Matrix pattern (Square, Hex-Square)
  - Inner structure (STD, BLK, GAP)









### **KEK PF-AR testbeam line**

#### Setup



Analysis is on-going.

• Compare two inner structures (STD, GAP)

Collaboration with French and Korean group

### MAPS with an amplification layer

- In near future particle physics experiments, silicon detectors are requested to provide precise time information for
- An accurate track reconstruction
- Particle identification
- Mitigation of beam-induced backgrounds

MAPS with an amplification layer has the potential to improve time resolution like LGAD.

- Signal is amplified by an avalanche of electrons in the high electric field
- LGAD has good time resolution (~30 ps)



# **APICS** prototype

in DRD3 WG 1 project (CASSIA)

APICS (Impact Amplification with CMOS pixel Sensor) project

IPHC and KEK design prototype MAPS with an amplification layer.

- Tower Jazz 180 nm
- To understand the characteristics with different structures
  - Doping concentration
  - Depth and size of amplification layer
  - Size of electrodes ...
- I visited Strasbourg and we started working on a simulation with the same setup.



#### $\frac{1}{4}$ of APD, pitch 15um

### **Simulation results**

MAPS (Standard) with an amplification layer



Standard (STD)

deep p-wel

1/2 pixel pitch

boundary

collection

depleted

zone

For the large electrode structure, optimized parameters of p-well are

- $\sim 1 \times 10^{16}$  cm<sup>-3</sup> doping concentration
- 1.5 2.5 µm depth

### **Simulation results**



The amplification region is only generated locally, and the gain and time resolution change depending on the hit position within the pixel.

→ To reduce position dependency, the design is changed to implant p-well in the entire pixel area.

# **APICS prototype chip**

Chip size : 5.5 mm  $\times$  2 mm

Simple diode (for measurements of characteristics)

- $300 \,\mu\text{m} \times 300 \,\mu\text{m}$  pixel size
- 3 × 3 matrix
- Different p-well pattern
- Different structure (STD, BLK)

MAPS with an amplification layer

- 15  $\mu$ m × 15  $\mu$ m pixel size
- 8 × 8 matrix
- Different p-well pattern
- Different structure (STD, BLK)



The prototypes are to be sent in fabrication now.

### Summary

- Goals of BASHI project
  - Development of OBELIX sensor for Belle II vertex upgrade VTX
  - R&D on the new generation MAPS
    - TPSCo 65 nm for ALICE
    - Internal amplification layer for future applications
- OBELIX sensor development for Belle II
  - TJ-Monopix2 characterization confirmed in lab, DESY and KEK PF-AR test beam line.
  - OBELIX prototype design is on-going.
- TPSCo 65 nm MAPS R&D for ALICE and future e+e- collider
  - Characterization of CE65 chips with different structures.
  - A beam test at KEK PF-AR test beam line. Analysis is on-going.
- MAPS with an amplification layer
  - TCAD simulation with different structure is done.
  - Prototype chip design is done.