

T1.1.1 : an SiW-ECAL for HET factories

Vincent Boudry for the SiW-ECAL groups



Institut Polytechnique de Paris



An Highly Granular ECAL at Higgs/E-W/Top Factories for Particle Flow based detectors

Full Reconstruction of single particles

- Charged measured mostly from trackers
- Neutrals only measured from calorimeters

→ Large Tracker

- Precision and low X_0 budget
- Pattern recognition

→ High precision on Si trackers

- Tagging of beauty and charm

Large acceptance


→ **Highly Granular Imaging Calorimetry + Particle Flow Software**

ECAL


Particle Flow Algorithms :

- **Jets** = 65% Charged Tracks + 25% γ ECAL + 10% h^0 ECAL+HCAL
- TPC $\delta p/p \sim 5 \cdot 10^{-5}$; VTX $\sigma_{x,y,z} \sim 10 \mu\text{m}$

H. Videau and J. C. Brient, "Calorimetry optimised for jets," (CALOR 2002)



Pandora PFA: EPJ C77 (2017) 10, 698






Low E jets \Rightarrow where PFA brings most

Particle Flow Detectors at Higgs Factories

Basis: sep of $H \rightarrow WW/ZZ \rightarrow 4j$

$$- \sigma_Z/M_Z \sim \sigma_W/M_W \sim 2.7\% \sigma_{2.75} \square_{\text{sep}}$$

$$\Rightarrow \sigma_E/E (\text{jets}) < 3.8\%$$



Particle Flow ECAL should :

spot tracks & showers from charged (h^\pm, e^\pm)

→ Dynamic range from 1/3 MIP

measure Photons in jets & Tau physics (vs π^0)

up to ~3000 MIPs


measure 2/3 of neutral hadrons interacting in the ECAL

measure Time-of-Flight (10's ps) for improved PID



Could also

track particles & shower with centrimetric timing


Design Constraints



Prototyping and Testing




'dead space free'
Carbon Fibre-W
Structure



Technological (now)

- Embedded electronics
 - Power-Pulsed, Auto-Trig, delayed RO
 - $S/N = (MPV/\sigma_{Noise}) \geq \sim 12$ (trig)
- Compatible w/ 8+ modules-slab
- $5 \times 5 \text{ mm}^2$ on 320–650m $9 \times 9 \text{ cm}^2$ $\times 26\text{--}30$ layers
 - 8k (slab) \sim 30k (calo) channels



Pilote

- 1M
- on $725 \mu\text{m}$ $12 \times 12 \text{ cm}^2$ 8" Wafers ?
- Pre-industrial building
- Full integration (\supset cooling)

Full Detector

70M channels


Final ASIC

**'Almost ready' for LC
To be revisited for CC**


We are here

Physical (2005-11)

- $1 \times 1 \text{ cm}^2$ on $500 \mu\text{m}$ $6 \times 6 \text{ cm}^2$
Pad glued on PCB
Floating GR
- $\times 30$ layers (10k chan).
- External readout
- Proof of principe




<http://omega.in2p3.fr>




- 64 channels
- Auto-triggered
 - per cell adj.
 - 1 cell triggers all
- Preamp + 2 Gains + Auto-select + TDC (~1.4ns)
- 15 (x2) analogue memories
- Dyn range 0.1 ~ 2500 mips
 - mip in 320 μm (4 fC)
 - 12 bits ADC's
- 616 config bits
- Low consumption
 - 25 $\mu\text{W}/\text{ch}$ with 0.5% ILC-like duty cycle
- Power-Pulsed

Technological Prototype Beam test at DESY & CERN



FEV10, 11, 12

- BGA packaging
- Incremental modifications
- From v10 -> v12
- Main "Working horses" since 2014



FEV-COB


- Chip-On-Board : ASICs wirebonded in cavities
 - Thinner than FEV with BGA
- Based on FEV11
 - External connectivity compatible



FEV13


- BGA packaging
 - Improved routing
 - Local power storage
 - Different external connectivity

2022 DESY & CERN BT




- We have good layers ...
 - Homogeneous response to MIPs over layer surface
 - Here white cells are masked cells due to PCB routing
 - Understood and will be corrected
- ... and not so good layers
 - Inhomogeneous response to MIPs
 - Partially even no response at all, in particular at the wafer boundaries
 - To be understood, may require dedicated aging studies
 - Have since last week access to the different stages of the ASICs
 - => major debugging tool
 - In any case less good layers will be replaced in coming months


Pedestal widths, 1st memory cells, per asic





- (Average \pm Standard Deviation) of Sigmas for all 64 channels in the same chip
- Latest PCBs, with optimized routing of power distribution shows better behavior
- Slightly larger spread on COB due to a near lack of decoupling capacitors



Masking Beam profiling



Yuichi Okugawa (PhD in Feb. 2024)



Compact DAQ readout





D. Breton, D. Zerwas,
J. Maalmi, J. Jeglot

“Dead space free” granular calorimeters
→ ~ 30 mm space ECAL–HCAL

- Compact DAQ
- in use in BT since 2019

LabWindows + scriptings

- Full debug system
- ↔ EUDAQ
- Combined running



Acquisition software

Jihane Maalmi, Crystal
CNRS 2022

Written in C under Labwindows CVI

- Handle whole detector
- Two sides with 15 SLABs
- 5 ASU per SLAB


Make advanced measurements

Hardware automatically detected


- Number of SLAB
- FEV type + number of ASU

Slow Control:


- All parameters programmable
- Integrated analysis



Pedestal meas.




S-Curve on FEV2



Power distribution dedicated for LONG SLAB (2018)


Expected results



In the electrical long SLAB, 8 boards are chained and due to resistivity of layer per board on analog 3.3V, we measure voltage drop along the long SLAB coupled with bandgap distribution.



ASU* (Active Sensor Unit)



Add filter to generate local preamplifier power supply

→ We decide to generate local power supply with LDO (Low Drop Out) to cancel voltage drop and reduce common noise.



New FE boards

Improvements:


- Power distributions
- Local LV power regulation: LDO's
- Local HV filtering & Supply
- Signal distribution (buffering), data paths
- Monitoring (single ID, temp, probe analogue line)
- ASIC shielding/routing

Status:

- Noise uniformity dramatically improved (ex: outliers in thr. / 20)
- version 2.1 produced
 - 4 cabled, 2nd metrology, 2 equipped with sensors



Pedestal measurements vs. Ch# + Mem# x 100




→ Homogenous prototype

Goal:

- 15 layers of FEV2.1 with 500 μm wafers
- Uniform and more performant electronics
- Could be used for Non-Linear QED & Dark Photons experiments:
 - LUXE@XFEL (See **Compact Calo pres.**)
 - EBES@KEK
 - Lohengrin@ELSA
- All material available

Main issue: failing contacts PCB–Sensor

- Conductive glue dots of $\varnothing 2\text{--}3\text{mm}$
 - Strength $\sim 1/5\text{th}$ of classical epoxy
- ~~Aging, mechanical stress, manipulations,~~ glue formula, small series, ...




Hybridization studies : How to assemble silicon sensors & PCB ?

Revisiting gluing (IFIC, IJClab, DMLAB)


- PCB metrology
 - Bef. & After curing & soldering
- Glue formula & preparation
- Gluing methods
 - Robot
 - Stencil
- Reenforcement
 - Filling glue
 - Adhesive films

IJClab (méca)




Flatness of PCB

ISOMETRIC VIEW



ISOMETRIC VIEW

IFIC (optical)





Same PCB before / after 10-day dry storage



Measurements by C. Orero, IFIC

Conductive glue + filling
(~invisible) on a glass plate



Puncturated
adhesive
film and
conductive glue
dots


Beam Tests and Planning for 2025

First CALICE/DRD6 SiW-ECAL beam tests:

- Initially scheduled for June at DESY
- Moved from ~~Fall 2024~~, Spring 2025: **Started yesterday !**

Reason: careful revisitation of the gluing (hybridization) procedure:

- Deformation of the FEV under
 - Heat : expected
 - Humidity : Not expected
- Need to understand before gluing expensive sensors on them



DRD 6: Calorimetry
 Proposal Team for DRD-on-Calorimetry
 November 15, 2023

	Milestone	Deliverable	Description	Due date
Task 1.1: Highly pixelised electromagnetic section				
Subtask 1.1.1: SiW ECAL	M1.1	D1.1	Revised 15 layer stack	2024 +1
			Specifications for timing and cooling	2025 +1
		D1.2	Engineering module for Higgs factory	>2026 +1

SiW-ECAL for circular EW/Higgs Factories

Linear → Circular Collider's Conditions

Linear (ILC, HL-ILC...)

- 250 GeV (ZH), 365 GeV (tt), 500 GeV (ZHH) + [1000 GeV], $\mathcal{L} \sim \text{cst}$.
- Power pulsing : 5 [10–15]Hz × 1 [2] ms Power $\sim \mathcal{L}$.



More diverse et stringent conditions:

- 90GeV × 10⁷ fb × 5·10³⁶ cm⁻² s⁻¹ (qq × 20,000 ILC @ 250)
- 150 GeV (WW) + 250 GeV (ZH)+ 365 GeV (tt)
~10⁴ fb × 5·10³⁵ cm⁻² s⁻¹ (qq × 5–10 ILC @ 250)

From Pulsed to Continuous operation

- Power = cst + conversion+RO × local rates ($P_{\text{Conv}}+P_{\text{RO}} \sim 40\% P_{\text{ACQ}}$)
- ASIC, Power/Cooling, DAQ, Granularity, Precisions (E, t), New ideas...

Status of the CEPC, October 2022 J. Guimarães da Costa



HL-ILC:

- $\mathcal{L} \times 4$ (6)
- $\mathcal{N}_{\text{bunches}} \times 2$: $\tau_{\text{Train}}: 1 \rightarrow 2 \text{ ms}$
- $f_{\text{rep}} \times 2$ (3): 5 → 15 Hz

Dominated by ACQ time:

$$P(\sim 25\mu\text{W}/\text{ch}) \times 6$$

HL-CLIC:

- $\mathcal{L} \times 2$
- $\mathcal{N}_{\text{bunches}} \rightarrow$: $\tau_{\text{Train}}: 176 \text{ ns}$
- $f_{\text{rep}} \times 2$: 50 → 100 Hz

Dominated by Set-up &

$$\text{Conversion time: } P(\sim 82\mu\text{W}/\text{ch}) \times 2$$

FCC-ee parameters		Z	W*W'	ZH	ttbar
\sqrt{s}	GeV	91.2	160	240	350-365
Luminosity / IP	10 ³⁴ cm ⁻² s ⁻¹	230	28	8.5	1.7
Bunch spacing	ns	19.6	163	994	3000
"Physics" cross section	pb	35,000	10	0.2	0.5
Total cross section (Z)	pb	40,000	30	10	8
Event rate	Hz	92,000	8.4	1	0.1
"Pile up" parameter [μ]	10 ⁻⁶	1,800	1	1	1

Experimentally, Z pole most challenging

- Extremely large statistics
- Physics event rates up to 100 kHz
- Bunch spacing at 20 ns
 - "Continuous" beams, no bunch trains, no power pulsing
- No pileup, no underlying event ...
 - ...well, pileup of 2 × 10⁻³ at Z pole


Calorimeter Fluxes from Full Simulations

Quantities useful for self-triggering, low occupancy, Front-End electronics & Design


- Number of hits/s per ASICs
 - Power (Energy per conversion)
 - Memory size
- Distribution of Energy & Time
 - Dynamic ranges
 - Power per conversion
 - Double hits
- Data output
 - Data Flux per readout partition (DAQ)
 - DAQ scheme (Calo trigger to other parts ?)

Other quantities

- Deposited energies
 - Radiation




Fluxes in calorimeters



Processes: min. bias

- All
 - $ee \rightarrow qq$
 - $Ee \rightarrow \mu\mu, \tau\tau$
 - $ee \rightarrow ee$ (\supset Bhabha)
 - $\rightarrow VV$
 - Machine background (ee pairs)
- $E_{CM} \geq 160$ GeV
 - $ee \rightarrow WW$
- ($E_{CM} \geq 240$ GeV)
 - $ee \rightarrow HZ$
- ($E_{CM} \geq 360$ GeV)
 - $ee \rightarrow t\bar{t}$

Full simulation ILD \rightarrow statistics per region



$\times \mathcal{L}$ + Machine background

\rightarrow Fluxes of hits, data, per region


\rightarrow Power with ASIC assumptions

100 events qqH @ 240 GeV

Results : Rates in Silicon ECAL Barrel, Central Module vs depth

Similar results for ScECAL, SDHCAL, AHCAL

SiECALBarrel all_#Nhits Modules 3



Mean: 7.16e+00 #hits Std Dev: 9.59e+00 #hits events/second: 5.27e+07	Mean: 1.82e+00 #hits Std Dev: 8.80e+00 #hits events/second: 5.27e+07	Mean: 6.76e-01 #hits Std Dev: 3.63e+00 #hits events/second: 5.27e+07
--	--	--

M3 all staves	L0:9	L10:19	L20:29		
Average #hits/s	302E+6 hits/s	65E+6 hits/s	8E+6 hits/s	cell size	5,5
Max	2000 hits/event	2500 hits/event	1000 hits/event	Bytes/hit	7
Data rate	2,11E+9 B/s	458E+6 B/s	54E+6 B/s	powa (W/cell)	4,5 E-03
Ncells	4 026 764	3 767 273	3 378 036	powb (J/hit)	8,7 E-10
Occupancy/BX	1,4 E-06	3,3 E-07	4,3 E-08	Conv & RO E/hit/μJ	9,0 E-01
Base power/W	18,2 E+03	17,1 E+03	15,3 E+03	Δt/s	19 E-09
Conversion power/W	271,4 E+00	58,9 E+00	6,9 E+00		
Total power/W	18,5 E+03	17,1 E+03	15,3 E+03		
% conv.	1,5 %	0,3 %	0,05 %		

Distributions of the number of hits crossing (MIP/4) energy threshold of all the physics processes and machine background at **91.2 GeV (FCC-Z4)**. The z scale is the number of event/s


- From the $\langle f_{N_{hits}} \rangle$ in one region one can extract :
- The data rate, knowing the number of bytes per hits (here 7 as a landmark)
 - The occupancy, knowing the number of cell in the region.
 - The power dissipated on elec. power (here for SKIROC2 like chip)

• Most of the hits are in the first third of the calorimeter.
• Highest average rates L0:9
• Highest max rates in L10:19

Note 1 : (still) **preliminary**
Note 2 : Rates & Power for all M3 modules
 → 8 per module, 10 per layer for 1 slab
 → ~ 50 W/slab


Results: Rates in SiECAL EndCaps, Tower 0 vs depth

Similar results for ScECAL, SDHCAL, AHCAL




Distributions of the number of hits crossing (>MIP/4) energy threshold of all the physics processes and machine background at **91.2 GeV (FCC-Z4)** with the colour bar representing the rate of events

SiECalEndcap all_#Nhits Towers 0



SiECalEndcap low_#Nhits Towers 0



T0 all quadrants	L0:9	L10:19	L20:29	cell size	
Average #hits/s	572E+6 hits/s	176E+6 hits/s	147E+6 hits/s		5,5
Max	2000 hits/event	2500 hits/event	1000 hits/event		
Data rate	4,00E+9 B/s	1E+9 B/s	1E+9 B/s	Bytes/hit	7
Ncells	1 161 775	1 161 775	1 161 775	powa (W/cell)	5E-03
Occupancy/BX	9,4E-06	2,9E-06	2,4E-06	powb (J/hit)	870E-12
				Conv & RO E/hit/μJ	0,9
Length/Width	2496		565	Δt	19E-9
Base power	5E+03	5E+03	5E+03		
Conversion power	515E+00	159E+00	132E+00		
Total power	6E+03	5E+03	5E+03		
% conv.	8,9 %	2,9 %	2,45 %		




- Machine background in first layers
- High E ee→ee in middle of ECAL
- Power driven by the continuous part (Pre-Amps)

Note 1 : (still) preliminary



Note 2 : Rates & Power for all T0 modules

→ /8 per quadrant, 10 per layer for 1 slab → 75W / slab

Services: integration & cooling : CO₂ à la HGCAL ?



- Pipe insertion process introduces some efficiency loss due to the thermal contact resistance.
- The benefit remains significant with regard to a passive cooling



Thermal static CFD analysis thermal field example using Fluent with 100W extracted and water mass flow rate of 7g/s through 1,5mm ID

OK, but overkill solution for room temp cooling, and brings non-uniformities

ECAL adaptation : flat water cooling, preliminary thermal studies

Uniform solutions:


“Standart Slab”:

- 8 ASU (1440mm)z, 8192 ch / 128 ASICs
- 100 W


Passive cooling: Cu of 2mm (W, C ignored)

Adiabatic, but for heat bridge at the end

$\Delta T = 500^{\circ}\text{C}$ on Wafer surface at $t = \infty$



© Oscar Ferreira @ LLR



“Standart Slab”:

- 8 ASU (1440mm), 8192 ch / 128 ASICs
- 128 W (1W/ASIC ~16 mW /ch)

Active cooling:

- Hallowed Cu of 4mm, with 1 ℓ/min of water @ 15°C

Adiabatic, but for heat bridge at the end


$\Delta T = 12^{\circ}\text{C}$ on Wafer surface at $t = \infty$

New ASIC:

DRD6 Common readout ASICs proposal [AGH, Omega, Saclay]



- Develop readout ASIC family for DRD6 prototype characterization
 - Inspired from CALICE SKIROC/SPIROC/HARDROC/MICROROC family
 - Targeting future experiments as mentioned in ICFA document (EIC, FCC, ILC, CEPC...)
 - Addressing **embedded electronics** and detector/electronics coexistence + **joint optimization**
 - Detector specific front-end but **common backend**
 - ⇒ allows common DAQ and facilitates combined testbeam
- Start from HGCROC / HKROC : Si and SiPM
 - **Reduce power** from 15 mW/ch to few mW/ch
 - Allows better granularity or LAr operation
 - Extend to LAr (cryogenic operation) and MCPs (PID)
 - Remove HL-LHC-specific digital part and provide flexible **auto-triggered** data payload
 - Several improvements foreseen in the VFE and digitization parts
- Several other ASICs R/Os also developed in DRD6 and it is good !
 - FLAME/FLAXE, FATIC...
 - Waveform samplers : commercial or specific (e.g. SPIDER)
 - DECAL



CdLT : future chips DRD1 10 jul 23

8

Low Power

- Enough ?
- If Timing ?

Low occupancy

- Self-trigger
- Less memory
 - if continuous readout

Optimized dynamic range (silicon)


Centimetric Timing

Timing in Calorimeters: 0.1–1 ns range

1 cm/c = 30 ps

Started in KIT, JGU, IJCLab,
LLR and IP2I (Lyon): Calo5D & T-Calo


Cleaning of Events



[CLIC CDR: 1202.5940]
adapted from L. Emberger

Particle ID by Time-of-Flight


- Complementary to dE/dx
- Here with 100 ps on 10 ECAL hits



S. Dharani, U. Einhaus, J. List

Ease Particle Flow with $\mathcal{O}(30)$ ps ?

- Cleaning of late neutrons & back scattering (ns)
- $\mathcal{O}(30)$ ps for mips... HGCALE / 100!
- Identify primers in showers
- Help against confusion
better separation of showers
- Requires '4D clustering'



Conclusions


SiW-ECAL technological prototypes

- **2022:** Heterogeneous 15 layers
 - 1st full calorimeter working [DESY22, CERN22]
 - Shower seen, Detailed simulation ready
 - Analysis on-going → resolutions, ...
 - Numerous emerging issues
 - gluing, HV filtering at high energy
- **2024 2025–26:** Uniform 15 layers
 - → New VFE boards
 - Cleaner PS & Clock distributions; more uniform
 - Gluing being revisited
 - Material available.
 - To be tested in 2025
 - Provide reference sample for GEANT4
 - With funding → “full” LUXE, EBES, Lohengrin?, SHiP?
 - Start FE board on HKROC ?




SiW-ECAL design for HET factories

- **2023–25:** Power budget & performances to be re visited
 - Occupancy, power, data fluxes (on-going)
 - Granularity; Passive or Active cooling
 - new ASIC attributes
- 2025–27: PFA & Timing & Physics performances



2025–27 : Blue-print for a SiW-ECAL detector for the next ee collider


- **planning for a pilote module** @ T_0 collider-8y -5y (1 Mch, 1/60th of real detector)
semi-industrial, quality, ASICs, ...



Planning towards a pilot module... *just in case*

T₀-8 : production start

	T ₀
FCCee	2045-48 ?
CEPC	2035 ?
ILC	2040 ?



Liens DRD-Master Projets / Funding

Master Projet IN2P3 SiW-ECAL = DRD6 T 1.1.1 (SiW-ECAL for HET factories)

- *Continuation de CALICE dans une collaboration plus large*
- Prototypage & Tests
- Porteur : V. Boudry (LLR)
 - + IJCLab (R. Pöschl), LPNHE (D. Lacour), Omega (Ch. de la Taille), DMLab (D. Zerwas)
 - Actualisation Fiche Projet & Signatures DU: 18/11/2024, \supset WP/D DRD6 et ANR's ... 1^{er} fond 2025
 - Residu AIDAInnova (sept. 2025)

Master Projet FCC

- Études de physique
- Études détecteur (adaptation ILD pour le FCC-ee)
- Porteur: Gregorio Bernardi (APC)

ANR T-Calo (IP2I-LLR) & ANR-DPG Calo5D (IJCLab-LLR-Mainz-DESY-KIT)

- Études “théoriques” de l’apport du timing “centimétrique” dans les calorimètres
 - Simulation détaillées, PFA Classique et PFA assisté au ML
- FR: PostDocs and Thèses
- Porteurs: G. Grenier (IP2I), R. Pöschl (IJCLab)

Postes de dépense	Remarques	2024	2025	2026	2027	Outlook	Total
Equipements		- €	3 000 €	30 000 €	30 000 €	360 000 €	423 000 €
DRD6 Engineering run ASICs	IN2P3 Share			30 000 €	30 000 €	100 000 €	160 000 €
Prototype mechanics	including W absorber and cooling					100 000 €	100 000 €
PCB production			2 000 €			30 000 €	31 000 €
New compact DAQ			1 000 €			20 000 €	20 000 €
Silicon sensors						100 000 €	100 000 €
Dry cabinet for ASU storage						10 000 €	10 000 €
Fonctionnement		- €	5 500 €	8 500 €	8 500 €	- €	22 500 €
Dry gas			1 500 €	1 500 €	1 500 €		4 500 €
IT Needs (e.g. laptop)			4 000 €	5 000 €	5 000 €		14 000 €
Consumables				2 000 €	2 000 €		4 000 €
							- €
Calcul		- €	- €	- €	- €		- €
Pris en charge par le projet	Report onglet "RC"	- €	- €	- €	- €		- €
Missions		3 200 €	33 000 €	33 000 €	15 000 €	- €	84 200 €
Missions		3 200 €	15 000 €	15 000 €	15 000 €		48 200 €
Beam tests			18 000 €	18 000 €			36 000 €
Personnels		- €	1 000 €	2 000 €	2 000 €	- €	5 000 €
Stages			1 000 €	2 000 €	2 000 €		5 000 €
TOTAL		3 200 €	42 500 €	73 500 €	55 500 €	360 000 €	534 700 €

Nom des personnes	Statut	2024	2025	2026	2027	Total (FTE)
LLR		150%	320%	305%	190%	9,65
V. Boudry	CRCH	90%	90%	90%	90%	3,60
J.C. Brient	DR Emeritus	15%	15%	15%	15%	0,60
H. Videau	DR Emeritus	15%	15%	15%		0,45
Postdoc Calo5D	CDD	15%	100%	100%	85%	3,00
Postdoc T-Calo	CDD	15%	100%	85%		2,00
IJCLab		95%	270%	270%	145%	7,80
R. Pöschl	DR 1	70%	70%	70%	70%	2,80
Postdoc Calo5D	CDD		100%	100%		2,00
Xin Xia	Thésarde	25%	100%	100%	75%	3,00
DMLAB		10%	30%	10%	10%	0,60
D. Zerwas	DR 1 (Directeur)	10%	30%	10%	10%	0,60
LPNHE		10%	10%	10%	10%	0,40
D. Lacour	DR 1	10%	10%	10%	10%	0,40
TOTAL (FTE)		2,65	6,30	5,95	3,55	18,45

Nom des personnes	Statut	2024	2025	2026	2027	Total (FTE)
LLR		20%	25%	60%	70%	1,75
J. Nanni		10%	10%	40%	50%	1,10
O. Ferreira		10%	15%	20%	20%	0,65
IJCLab		70%	70%			1,40
D. Breton	IRHC	10%	10%			0,20
J. Maalml	IR 1	20%	20%			0,40
J. Jeglot	IE 1	20%	20%			0,40
A. Thiebault	AI	20%	20%			0,40
Omega		100%	100%	100%	100%	4,00
C. de la Taille	IRCH	30%	30%	30%	30%	1,20
D. Thienpont	IR	30%	30%	30%	30%	1,20
F. Duclucq	IR	20%	20%	20%	20%	0,80
L. Raux	IR	20%	20%	20%	20%	0,80
TOTAL (FTE)		1,90	1,95	1,60	1,70	7,15

Back-up

LUXE

Physics:

- QED in High Fields:
 $e+n\gamma \rightarrow e\gamma, \gamma+n\gamma \rightarrow ee$
 - Schwinger's limit
- BSM: Axions Like Pseudo Scalar, ...

Beams:

- XFEL beam 10 Hz, $1.6 \cdot 10^9 e^-$, $E_e \leq 17.5$ GeV
- Laser : 40-350 TW, 30 fs, 1 Hz
→ $1.5 \cdot 10^{20}$ W/cm³
- ≥ 2025 at DESY/XFEL


ECAL's:

- 5x5 mm² cells, 20 X₀, 12? layers, 20 %/√E
- Si+W or GaAs+W → FCAL and/or CALICE

Q? Optimal sampling for $E_e \leq 17.5$ GeV ?


- Hit counting, shower separations

γ-laser setup (Not in scale)




Overlap of showers

$$E(x, z) \rightarrow \text{Small } R_M$$



Processes to Fluxes




System Low Energy & #hit responses

raw energies (no digitization yet)


SDHCAL

Energy histogram - RPCHCalBarrel_L0:15




AHCAL

Energy histogram - ScHcalBarrel_L0:15




Sc ECAL

Energy histogram - ScECALBarrel_M3_L10:19




Si ECAL


Energy histogram - SiECALBarrel_M5_L10:19




Number-of-hits histogram - RPCHCalBarrel_L0:15




Number-of-hits histogram - ScHcalBarrel_L0:15



Number-of-hits histogram - ScECALBarrel_M3_L10:19



Number-of-hits histogram - SiECALBarrel_M5_L10:19



Detector optimization for Higgs Factories

Low energy (90 GeV)

- Lower energy – less focused jets
 - Lower granularity needed (1–2 cm OK ?)
 - Lower dynamic range ? ✘


... but not so for the rest ($\geq \sim 250$ GeV)

Reduce the number of layers + thicker sensors

- See “Small ILD” model
- 6'' \times 500 μ m wafers
→ 8'' \times 725 μ m (resolution $1/\sqrt{d}$)

One size fit all ?

- Have a dynamic granularity ?



- Have a semi-digital readout ?
 - Hit counting for low energy
 - E measurement for high energies

Going from 30 to 26 Layers & 500 → 725 μm : performances

Going from 30 to 26 layers

- Reduction of cost; increase of Energy resolution
 - keep $24X_0$ (84mm) of Tungsten

Increasing the Si thickness to 725 μm

- GR width ↗ ⇒ go to 8" wafers, new design

Energy resolution $\sigma(E)/E$:



- for 26 layers w.r.t. 30: ↗ +8.5%
- with 725 μm w.r.t 500 μm : ↘ -6.6%
(-8.7% wrt to DBD 300 μm)

near compensation


Time Resolution ?

- Noise $\sim C_{det} \sim \text{width}^2/th$,
Signal $\sim th$ ↗ → $S/N \sim th^2 \sim \times 1.5$?

Improved timing perf (esp. for mips)





Si thickness / 100 μm





Imperial College London
© J. Borg ICL

Time measurement *in Silico*






Landau Fluctuations \oplus Noise



→ optimal thickness of sensors ($T \leftrightarrow$ thickness) to be determined


S. Riegler

Time measurement methods



Most complex element: electrical-mechanical integration

- Powering, Distrib / Collect signals from ASICs, Analog & Digital with dyn. range ≥ 7500
 - Single End operation \rightarrow Chaining for 8–10 boards
- **Mechanical** placer & holder for Wafers $\rightarrow \leq 50\mu\text{m}$ lateral precision, flatness
- **Thickness** constraints \rightarrow Calorimeter Compactness



Milestone	Date	Object	Details	REM
1 st ASIC proto	2007	SK1 on FEV4	36 ch, 5 SCA	proto, ≤ 2000 mips
1 st ASIC	2009	SK2	64ch, 15 SCA	3000 mips
1 st PCB proto	2010	FEV7	8 SK2	COB
1 st working PCB	2011	FEV8	16 SK2 (1024 ch)	CIP (QGFP)
1 st working ASU in BT	2012	FEV8	4 SK2 readout (256ch)	S/N $\leq \sim 14$ (H Gain), no Power Pulsing retriggers 50–75%
1 st run in PP	2013	FEV8-CIP		BGA, Power Pulsing
1 st full ASU	2015	FEV10	4 units on test board 1024 channel	S/N $\sim 17-18$ (H Gain) retrigger $\sim 50\%$
1 st SLABs	2016	FEV11	10 units	Noise issues
pre-calo	2017	FEV 11	7 units	S/N ~ 20 (12) _{Trig} , 6–8 % masked
1 st technological ECAL	2018	FEV11, 12 13 Compact Calo Long Slab	SK2 & SK2a (\rightarrow timing) 8 ASUs	Improved S/N Timing enabling
1 st working COB, new DAQ	2019	FEV-COB	2x1/4 ASUs Cont. power.	Technical
2 nd tech ECAL	20–22	5 types FEV's	H. Gain, Cont. Power	320, 500, 650 μm

Going from 30 to 26 Layers: performances

Going from 30 to 26 layers



- Reduction of cost; increase of Energy resolution
 - keep $24X_0$ (84mm) of Tungsten

Increasing the Si thickness to 725 μ m

- GR width \nearrow \Rightarrow go to 8'' wafers, new design

Energy resolution $\sigma(E)/E$:

- for 26 layers w.r.t. 30: \nearrow +8.5%
 - with 725 μ m w.r.t 500 μ m : \searrow -6.6%
(-8.7% wrt to DBD 300 μ m)
- } near compensation



Study needed on dead zones (larger GR...), separation, resolution and efficiency performances at low energy.

- eg: JER : $\sigma(E_j)/E_j$ +6% for 26 layers (500 μ m) to be redone...
Shown @ 6th ILD Optim meeting (16/07/2014) [link]

