


An update on the CMS High Granularity Calorimeter








EPS-HEP 2025 – Marseille

09/07/2025

Ludivine Ceard (NTU) on behalf of the CMS collaboration

CMS Phase II Upgrades



L1-Trigger

https://cds.cern.ch/record/2714892

- Tracks in L1-Trigger at 40 MHz
- Particle Flow selection
- 750 kHz L1 output
- 40 MHz data scouting



and High Level Trigg

DAQ & High-Level Trigger

https://cds.cern.ch/record/2759072

- Full optical readout
- Heterogenous architecture
- 60 TB/s event network
- 7.5 kHz HLT output

Barrel Calorimeters

https://cds.cern.ch/record/2283187

- ECAL crystal granularity readout at 40 MHz with precise timing for e/γ at 30 GeV
- ECAL and HCAL new Back-End boards

CMS The Phase-2 Upgrade of the CMS Endcap Calorimeter

Calorimeter Endcap

https://cds.cern.ch/record/2293646

- 3D showers and precise timing
- Si, Scint+SiPM in Pb/W-SS

Muon systems

https://cds.cern.ch/record/2283189

- DT & CSC new FE/BE readout
- RPC back-end electronics
- New GEM/RPC 1.6 < n < 2.4
- Extended coverage to n ≃ 3




CMS

Tracker

https://cds.cern.ch/record/2272264

- Si-Strip and Pixels increased granularity
- Design for tracking in L1-Trigger
- Extended coverage to $\eta \simeq 3.8$




MIP Timing Detector

https://cds.cern.ch/record/2667167

- Precision timing with:
 - Barrel layer: Crystals + SiPMs
 - Endcap layer: Low Gain Avalanche Diodes

Beam Radiation Instr. and Luminosity http://cds.cern.ch/record/2759074

- Beam abort & timing
- Beam-induced background
- Bunch-by-bunch luminosity: 1% offline, 2% online
- Neutron and mixed-field radiation monitors






09/07/25

L. Ceard

HL-LHC and Challenges

- LS3 starts in 2026
- Lumi 7.5×10³⁴ cm-2s-1,
- 3000 fb⁻¹ in forward calo.
- up to 200 pileup events
 - ~10¹⁶ 1MeV n_{eq} cm⁻²
 - up to 2 MGy absorbed dose


- Need to replace totally the EM and HAD calorimeter endcaps
- By a sampling calorimeter (multi layers)
- Measuring precisely:
 - Energy
 - · Time
 - · 3D spacial position



09/07/25

L. Ceard

CMS Calorimeters-Endcaps Upgrade



- Long time to decide what type of calorimeter
- Mitigate PU with new electronics rate, high granularity
- Able to survive the radiation, perform E and timing resolution
- Buildable and affordable too


Granularity: Longitudinal, transverse and timing

During that process we looked at one of the key process


The VBF example – forward jet signature

HL-LHC and challenges






200 PU in **current** calo (imagining it would not die!):



200 PU in **upgraded** calo




HGCAL Update – EPS-HEP 2025

HGCAL's solutions and challenges

- Transverse and longitudinal granularity
- Timing precision
- Pile up mitigation
- Particle Flow calorimetry for fine structure of showers
- Key parameters
 - 1.5 < |η|<3.0
 - 215 tones/endcap, -30 °C
 - 620 m 2 Si sensors 26K modules, 6M channels
 - 370 m 2 SiPM-on-tile 4K boards, 240K channels
 - Enables 5D reconstruction of particle showers
- Active elements
 - Hexagonal Si modules in CE-E and CE-H high radiation regions
 - Scintillating tiles with on-tile SiPM readout in low radiation regions of CE-H
- Detector configuration
 - Electromagnetic part (CE-E): Si, Cu & CuW & Pb absorbers. 26 layers, ~25X 0 , ~1.3 λ
 - Hadronic part (CE-H): Si & SiPM-on-tile, steel absorber. 21 layers, ~8.5 λ

radiation hard 3 times as much silicon as in the present tracker


Tracking in calorimeter



~2 m

21 layers


26 layers



09/07/25

0.13 to 30 cm²


1 GB/s



The HGCAL project is leading in parallel:

- Parts in production range from the big (200 tons) to the smalls (5mm)
- Parts going into production
- Parts' validation of final design
- Pre-serie cassette assembly exercise at the 2 CAFs (Cassettes Assembly Facilities) FNAL and CERN

L. Ceard



Control readout and powering PCB boards (Engines and Wagons)

Going in production:

• Engines and Wagons assembly, ECONs Mezzanine, DCDC converters, Busbars, Serenity boards

Pre-series:

• partial concentrator mezzanine

L. Ceard



Completed

- 95% of silicon sensors delivered (consistent excellent quality)
- 5 modules assembly center (MACs) qualified + 1 being qualified
- All variant types of modules have been exercised and used to build systems

In production:

- Assembly of all hexaboards variants with electrical components
- 27k of hexaboards
- 27k of baseplates Ti for CE-H and CuW for CE-E

Going in production:

• Mass assembly at MACs


Hexaboard PCB Hosting the readout chips

Silicon Sensor

Metalized Kapton Sheet CuW or Ti BasePlate Rigidity, contributes to the absorber material




12 cm



Scintillator modules

Tileboard PCB

Readout chips on the back



Completed:


- 100% of SiPM delivered (consistent excellent quality)
- 2 Tiles Manufacturing facilities: Cast in NIU and Molded at FNAL (US)
- 2 Tiles Assembly Facilities Qualified: DESY (DE) and FNAL (US)

In production:

- Molded tiles
- Cast tiles machining
- Bare tileboards
- Tile wrapping DESY (including all special tiles)

Going in production:

- Tile wrapping NIU
- Tileboards assembly with HGCROC
- Tile modules assembly
- Wing-boards and Twinax cables



Mechanics and Engineering

Completed

First endcap CE-H1 absorber! In PAEC/HMC3


- absorber disks, support cylinders, split rings, wedges assembly
- Swivel test done ! Equivalent to swivel a 200 tons iphone!
- then partial disassembly and shipping to CERN

In production:

- CE-H endcap 2 absorber machining
- CE-E back plates machining
- Thermal screen
- On-detector CO₂ manifold
- Tooling for CE-E assembly


Going in production:

- CE-E lead/stainless steel absorbers
- YE1 CO₂ Cooling distribution manifolds











System testing: beam test and others

- 2016-2018 : **100 modules calorimeter** \rightarrow measure E and resolution EM and HAD
 - \rightarrow measure timing



- 2023 1st test with full electronic chain
- 2024 scaling up






14A

#893 in

Poster



	Validation of with "ESR2" silicon system	Basic functionalities Clock distribution Noise measurement Trimming and Calibration will V3 system High rate tests
hex_deltaadc_module_5 ML_F3WX_IH0014 ML_F3WX_IH0014	Validation with single train systems	Cold tests
		With partial hexaboards
	Beam test with magnetic field	MIP and S/N
		Timing performance
		Comparison of DAQ and TPG data



L. Ceard



CEE and CEH cassette assembly



CE-E Layer 25 at CERN

- Assembly in clean rooms at CAFs
- Majority of components
- Integration check , powering check





CE-H 7B at FNAL


Wrap-up and future

From concept











Wrap-up and future

To reality









Wrap-up and future #LifeWithHexagons


- We are in production of an unprecedented detector kind
- We are learning to build and operate it
- Exciting times ahead!





BACK UP

The LHC and CMS



Total weight



CMS Experiment at the LHC, CERN Data recorded: 2012-May-13 20:08:14.621490 GMT Run/Event: 194108 / 564224000

Quite a few interesting results


A boson called Higgs

W mass measurement

Rare Standard Model processes: 4 tops

Excess in ttbar (toponium)


Electronic Chain



Synchronous fast control @ 320 MHz

HGCROCs versions details

HGCROC



HGCROC3d > Quick metal fix to keep all successful changes from 3b but to restore bug 5 to the 3b condition. HGCROC3e > Full engineering run to replace the asynchronous counter with a synchronous counter with TMRG.

HGCROC3d could be submitted quickly but HGCROC3e would need more time and not be available for the initial stages of module production

HGCAL HGCROC Operations and Physics Impact Task Force

Goal: To understand the physics impact and operational impact at system level of HGCROC3c and HGCROC3d

HGCAL Update – EPS-HEP 2025

MEGA

HGCROC3d & HGCROC3e designs

HGCROC Task Force - Summary & Conclusions

Summary:

- HGCROC3x is a series (a,b,c,d,e) implementing the full HGCAL TDR architecture
- The current version in our hands and in our test systems in HGCROC3c.
- HGCROC3c works well but suffers from SEU induced errors on both TOA and TOT.
- 2 additional versions are in the design flow.
- HGCROC3d Designed to be robust against SEU errors on TOT but they will remain for TOA (6.5ns jumps)
- HGCROC3e Designed to be robust against SEU induced errors on TOA and TOT.
- HGCROC Task Force Set up to examine the operational and performance impact of using HGCROC3c in the back of CEE and CEH.
- This is to allow Hexaboard and module assembly to begin and not to have an impact on our module assembly schedule.
- The HGCROC3c behaviour can be summarised by a state diagram with 3 states (S0, S1 & S2).
- Transition between the states can be induced by SEUs.
- S0 & S1 have no errors for TOA & TOT. S2 is a problematic state which can produce errors on TOA & TOT.
- The probability to reach S2 can be greatly reduced by I2C procedures we call "inoculation".
- If a chip reaches S2 it can be reset to S0 via a power cycle during the "inter-fill" gaps.
- Inoculation and power cycling can reduce the number of chips in the problematic S2 state to negligible numbers
- The impact on Physics & Trigger Performance has been studied in worse case conditions, assuming no inoculation or power cycling:
- The errors are manageable and the impact on HGCAL performance considered as "mild".

Conclusion:

09/07/25

- The inoculation & power cycling procedures are very powerful, they can reduce the number of chips in the problematic S2 state to negligible numbers hence negligible impact on HGCAL.
- Even without inoculation, the physics performance impact on HGCAL is considered "mild" providing 3c only used in the CEE and CEH back layers.
- The HGCROC Task Force (whilst still on-going) has verified our strategy of proceeding with hexaboard and module production using HGCROC3c and their deployment in the back layers of CEE and CEH. HGCROC3d and 3e designs continue in parallel and will be inserted into the production flow when verified and available.
- This strategy avoids negative impact on the HGCAL module production schedule


ECON D

S-RAM error particularly BIST (Built in Self Tests) which fails n some fraction of chips at a higher supply voltage than observed on prototype batch


This can be considered a yield issue = many spare should be available

Critical voltage T and D dependent so need to carefully define the margin for acceptance

TID test up to 660 Mrad




Scintillator modules








FNAL TAC pick-and-place machine for tilemodule assembly



Tile-module test stand at DESY



TB3: A5, A6, C5, B11, K12, E8

System testing: others

ESR2 system : integration test, clock quality, noise Similar syst cold test Calibration and operation


SiPM on tile system chain with Serenity BE operating at KIT

Multi-train si module system test cat CERN with HGCROCsv3C, LD and HD (14 module son pre-serie cu plate) silicon full electronic chain

Magnet test up to 3T: to test HD trains \rightarrow results

Sep/Oct: high purity electron beam with small calorimeter stacks EM shower with trim and calib in situ + synchronised readout of Si and SiPM with latest BE boards

Testing system boards for all variants of si modules



Wrap-up and future



Next steps in validation of the SiPM-on-Tile system



i23

39


- Tests with realistic power supplies, cable lengths, grounding scheme (KIT, CERN)
 - Copper plate for 10° sector being manufactured right now
 - Once setup is at CERN: clock jitter, eye diagrams of links
- New readout system with Serenity-S and DTH (KIT, CERN)
 - Repeat some tests mentioned above with higher rates or more events
 - Utilize DPG tools (DQM)
- Cassette integration tests (FermiLab)
 - Tests with silicon modules and tile modules on one plate
 - Operation in cold environment (-35°C)

Trigger Pulse Generator Dptical Fibers to Serenity-Z11 Trigger Pulse Generator Dptical Fibers to Serenity-Z11 Trigger Pulse Generator External Trigger Motherboard with ECON-D



Scintillator front-end (and where it's different)





- 1. GBT-SCA on the tile modules \rightarrow tile modules were part of ESR1
- 2. ECON's are on the motherboards
- 3. LED system to calibrate the SiPMs
- 4. ALDO to adjust SiPM voltage \rightarrow ALDO was part of ESR1

Cassettes assembly at FNAL

