


## Challenges ahead of the ILD SiW-ECAL

*Vincent Boudry for the SiW-ECAL groups*



Institut Polytechnique de Paris



# Particle Flow Approach

## Full Reconstruction of single particles

- Charged almost exclusively from trackers
  - Cluster removal by spatial matching *only* (idealy)
- Neutrals only from calorimeters

## Large Tracker

- Precision and low  $X_0$  budget
- Pattern recognition

## High precision on Si trackers

- Tagging of beauty and charm


## Large acceptance

## HG Imaging Calorimetry

## Particle Flow Algorithms :

- Jets = 65% charged Tracks + 25%  $\gamma$  ECAL + 10%  $h^0$  E+HCAL
- TPC  $\delta p/p \sim 5 \cdot 10^{-5}$ ; VTX  $\sigma_{x,y,z} \sim 10 \mu\text{m}$  + timing

H. Videau and J. C. Brient, "Calorimetry optimised for jets," (CALOR 2002)




# Reconstruction & Optimisation

**Performances:** (for a given configuration of detectors)

- Will depend on the Reconstruction SW (ex. PandoraPFA, ARBOR, APRIL, SW compensation, ML, ..)
- *and* it's proper tuning (~ generic ? not universal)
  - JER for HET physics,  $\tau$  reconstruction, b physics, ...


**Optimisation** (best configuration):

- on **simulation**, needs:
  - proper HW description
  - proper Electronics description (Digitization)
- needs the tuning o the Reconstruction SW for each



Low E jets  $\Rightarrow$  where PFA brings most


# An Ultra-Granular SiW-ECAL for experiments



## SiW+CFRC baseline choice for future Lepton Colliders:


- Tungsten as absorber material
  - $X_0 = 3.5 \text{ mm}, R_M = 9 \text{ mm}, \lambda_1 = 96 \text{ mm}$
  - Narrow showers
  - Assures compact design
- Silicon as active material
  - Support compact design: Sensor+RO  $\leq 2\text{mm}$
  - Allows for ~any pixelisation
  - Robust technology
  - Excellent signal/noise ratio:  $\geq 10$
  - Intrinsic stability (vs environment, aging)
  - Albeit expensive...
- Tungsten–Carbon alveolar structure
  - Minimal structural dead-spaces
  - Scalability

To be assessed by prototypes







## Particle Flow optimised calorimetry

- Standard requirements
  - Hermeticity, Resolution, Uniformity & Stability ( $E, (\theta, \phi), t$ )
- PFlow requirements:
  - Extremely high granularity
  - Compacity (density)




# Modularity & Transversal Constraints





'dead space free'  
Carbon Fibre-W  
Structure




## Technological (now)

- Embedded electronics
  - Power-Pulsed, Auto-Trig, delayed RO
  - $S/N = (MPV/\sigma_{\text{Noise}}) \geq \sim 12$  (trig)
- Compatible w/ 8+ modules-slab
- $5 \times 5 \text{ mm}^2$  on 320–650m  $9 \times 9 \text{ cm}^2$ 
  - × 26–30 layers
  - 8k (slab) ~ 30k (calo) channels

## Physical (2005-11)

- $1 \times 1 \text{ cm}^2$  on  $500 \mu\text{m}$   $6 \times 6 \text{ cm}^2$  Pad glued on PCB  
Floating GR
- × 30 layers (10k chan).
- External readout
- Proof of principe



## Pilote → Full Detector

- 1M → 70M channels
- on  $725 \mu\text{m}$   $12 \times 12 \text{ cm}^2$  8" Wafers ?
- Pre-industrial building
- Full integration ( $\supset$  cooling)
- Final ASIC

We are here


**Almost ready for an ILC**

# Technological Prototype beam test at DESY & CERN



## FEV10, 11, 12

- BGA packaging
- Incremental modifications
- From v10 -> v12
- Main "Working horses" since 2014




## FEV-COB

- Chip-On-Board : ASICs wirebonded in cavities
  - Thinner than FEV with BGA
- Based on FEV11
  - External connectivity compatible




## FEV13


- BGA packaging
  - Improved routing
  - Local power storage
  - Different external connectivity





## Pedestal widths, 1<sup>st</sup> memory cells, per asic



- (Average  $\pm$  Standard Deviation) of Sigmas for all 64 channels in the same chip
- Latest PCBs, with optimized routing of power distribution shows better behavior
- Slightly larger spread on COB due to a near lack of decoupling capacitors




Yuichi Okugawa (PhD in Feb.)



# Leakless Water cooling system

Thermal / Integration



## Goals:

- Heat evacuation at end of slabs
- Caloduc compatible with ECAL-HCAL spacing (3 cm)
- Leakless (depression)

**Modèle :** sur module pilote

**Model 1:** 1:1 scale

- simple circuit

**Model 2:** 3:4 scale

- heat model in C-W structure

## To Do:







- Test sur on a full ECAL module

## For FCC-ee:

- 1) Dimensioning for continuous working, if possible, without active cooling
- 2) if not, include a active cooling CO<sub>2</sub> (in Cu or W)



# Mechanics : A crack-less ECAL geometry





# Simulation



ECAL driver used in ILD models has been largely re-written (Mokka → DD4HEP)

- more modular code:
- less duplication Barrel & Endcap
- more configurable...



ECAL barrel



Effect of cracks [RAW= no correction at all!!]

- Drop ~ 15%

Effect of plug (missing in



# Silicon Sensors





## Cost driver

- ~30% of the total cost of the SiW-ECAL
- ⇒ Units Cost reduction(CALIIMAX program)
- Decoupling of Guard Ring (Square Events).
- new design of ILD detector





## Command Sensors (@ Hamamatsu)

- ⚠ Minimal cost of Command  $\geq 20k\text{€}$
- direct contact with HPK engineers
- Possibility of design for 8" in 186mm alveola

320 → 5



'quantum unit' of ILD dimensions (here 6" wafer)



# Technology Readiness Levels (for LC design)

	TRL1	TRL2	TRL3	TRL4	TRL5	TRL6	TRL7	TRL8	TRL9
Sensor									✓
ASIC							✓		
PCB (FEV)			✓						
ASU		✓							
SLAB		✓	✓	✓					
Structure		✓	✓	✓					
DAQ									✓
Power			✓						
Cooling							✓	✓	✓
Design		✓							
Prototypes			✓						

Niveau	Définition	Nom synthétique
TRL1	Principes de base observés et identifiés	Principe de base
TRL2	Concept technologique et/ou application formulés	Application formulée
TRL3	Preuve du concept analytique et preuve expérimentale de la fonction et/ou de la caractéristique critique	Preuve du concept
TRL4	Vérification fonctionnelle en environnement de laboratoire au niveau composant et/ou maquette	Validation fonctionnelle
TRL5	Vérification en environnement représentatif de la fonction critique au niveau composant et/ou maquette	Modèles à échelle réduite
TRL6	Démonstration en environnement représentatif des fonctions critiques de l'élément au niveau modèle	Validation de la conception modèle
TRL7	Démonstration en environnement opérationnel de la performance de l'élément au niveau modèle	Qualification d'un modèle
TRL8	Système réel développé et jugé apte à l'expérience	Qualification du système réel
TRL9	Système réel ayant été utilisé à l'identique et avec succès lors d'une expérience dans l'environnement idoine.	Opération du système réel

Ex : Functional prototype in Beam Tests

Ex : Functional Module-0 in Beam Tests

# Linear → Circular Collider's Conditions

## Linear (ILC, HL-ILC... )

- 250 GeV (ZH), 365 GeV (tt), 500 GeV (ZHH) + [1000 GeV],  $\mathcal{L} \sim \text{cst.}$
- Power pulsing : 5 [10–15]Hz × 1 [2] ms Power  $\sim \mathcal{L}$ .



## More diverse et stringent conditions:

- $90\text{GeV} \times 10^7 \text{ fb} \times 5 \cdot 10^{36} \text{ cm}^{-2} \text{ s}^{-1}$  (qq × 20,000 ILC @ 250)
- 150 GeV (WW) + 250 GeV (ZH) + 365 GeV (tt)  
 $\sim 10^4 \text{ fb} \times 5 \cdot 10^{35} \text{ cm}^{-2} \text{ s}^{-1}$  (qq × 5–10 ILC @ 250)

## From Pulsed to Continuous operation

- Power = cst + conversion+RO × local rates ( $P_{\text{Conv}} + P_{\text{RO}} \sim 40\% P_{\text{ACQ}}$ )
- ASIC, Power/Cooling, DAQ, Granularity, Precisions (E, t), New ideas...

Status of the CEPC, October 2022 J. Guimarães da Costa



### HL-ILC:

- $\mathcal{L} \times 4$  (6)
- $N_{\text{bunches}} \times 2$ :  $\tau_{\text{Train}}$ : 1 → 2 ms
- $f_{\text{rep}} \times 2$  (3): 5 → 15 Hz

Dominated by ACQ time:

$$P(\sim 25\mu\text{W}/\text{ch}) \times 6$$

### HL-CLIC:

- $\mathcal{L} \times 2$
- $N_{\text{bunches}} \rightarrow$ :  $\tau_{\text{Train}}$ : 176 ns
- $f_{\text{rep}} \times 2$ : 50 → 100 Hz

Dominated by Set-up &

Conversion time:  $P(\sim 82\mu\text{W}/\text{ch}) \times 2$

FCC-ee parameters		Z	W*W	ZH	ttbar
$\sqrt{s}$	GeV	91.2	160	240	350-365
Luminosity / IP	$10^{34} \text{ cm}^{-2} \text{ s}^{-1}$	230	28	8.5	1.7
Bunch spacing	ns	19.6	163	994	3000
"Physics" cross section	pb	35,000	10	0.2	0.5
Total cross section (Z)	pb	40,000	30	10	8
Event rate	Hz	92,000	8.4	1	0.1
"Pile up" parameter [ $\mu$ ]	$10^{-6}$	1,800	1	1	1

### Experimentally, Z pole most challenging

- Extremely large statistics
- Physics event rates up to 100 kHz
- Bunch spacing at 20 ns
  - "Continuous" beams, no bunch trains, no power pulsing
- No pileup, no underlying event ...
  - ...well, pileup of  $2 \times 10^{-3}$  at Z pole

<https://indico.cern.ch/event/1064327/contributions/4893208/>  
 Mogens Dam @ FCC Week, 10/06/2022

# Going from 30 to 26 Layers: performances

## Going from 30 to 26 layers

- Reduction of cost; increase of Energy resolution
  - keep  $24X_0$  (84mm) of Tungsten

## Increasing the Si thickness to 725 $\mu\text{m}$




- GR width  $\nearrow \Rightarrow$  go to 8" wafers, new design

## Energy resolution $\sigma(E)/E$ :

- for 26 layers w.r.t. 30:  $\nearrow +8.5\%$
  - with 725 $\mu\text{m}$  w.r.t 500 $\mu\text{m}$  :  $\searrow -6.6\%$   
(-8.7% wrt to DBD 300 $\mu\text{m}$ )
- near compensation*

## Study needed on dead zones (larger GR...), separation, resolution and efficiency performances at low energy.

- eg: JER :  $\sigma(E_j)/E_j +6\%$  for 26 layers (500  $\mu\text{m}$ ) to be redone...  
Shown @ 6<sup>th</sup> ILD Optim meeting (16/07/2014) [\[link\]](#)




# New ASIC:

## DRD6 Common readout ASICs proposal [AGH, Omega, Saclay]



- Develop readout ASIC family for DRD6 prototype characterization
  - Inspired from CALICE SKIROC/SPIROC/HARDROC/MICROROC family
  - Targeting future experiments as mentioned in ICFA document (EIC, FCC, ILC, CEPC...)
  - Addressing **embedded electronics** and detector/electronics coexistence + **joint optimization**
  - Detector specific front-end but **common backend**
  - ⇒ allows common DAQ and facilitates combined testbeam
- Start from HGCROC / HKROC : Si and SiPM
  - **Reduce power** from 15 mW/ch to few mW/ch
  - Allows better granularity or LAr operation
  - Extend to LAr (cryogenic operation) and MCPs (PID)
  - Remove HL-LHC-specific digital part and provide flexible **auto-triggered** data payload
  - Several improvements foreseen in the VFE and digitization parts
- Several other ASICs R/Os also developed in DRD6 and it is good !
  - FLAME/FLAXE, FATIC...
  - Waveform samplers : commercial or specific (e.g. SPIDER)
  - DECAL



CdLT : future chips DRDI 10 jul 23

8

## Low Power

- → 1 mW / ch ?
- Timing ?


## Low occupancy

- Self-trigger
- Less memory
  - if continuous readout

## Optimized dynamic range (silicon)

Enough ?


# Fluxes in calorimeters



## Processes: min. bias

- All
  - $ee \rightarrow qq$
  - $ee \rightarrow \mu\mu, \tau\tau$
  - $ee \rightarrow ee$  ( $\Rightarrow$  Bhabha)
  - $\gamma\gamma \rightarrow VV$
  - Machine background (ee pairs)
- $E_{CM} \geq 160$  GeV
  - $ee \rightarrow WW$
- ( $E_{CM} \geq 240$  GeV)
  - $ee \rightarrow HZ$
- ( $E_{CM} \geq 360$  GeV)
  - $ee \rightarrow t\bar{t}$

## Full simulation $\rightarrow$ statistics per region



$\times \mathcal{L} +$  Machine background

$\rightarrow$  Fluxes of hits, data, per region

$\rightarrow$  Power with ASIC assumptions

See pres. this afternoon



# Detector Parameters: scaling rules

- Cell lateral size
  - Shower separation (EM~2×cell size)
  - Cell time resolution (1 cm/c ~ 30 ps)
    - Time performance for showers
      - » ParticleID, easier reconstruction
- Longitudinal segmentation
  - sampling fraction
    - E resolution (ECAL ~15%/√E)
  - shower separation/start
- ECAL inner radius; Barrel  $Z_{\text{Start}}$
- ECAL-HCAL distance
- Barrel-Endcap distance
- Dead-zones sizes (from Mechanics, Cooling)

**Number of cells** ↗ ⇒ Cost ↗ (1/size<sup>2</sup>)  
**Cell density** ↗ ⇒ Power consumption ↗  
Time resolution ↘ ⇒ Power ↗

*threshold, passive vs active cooling*  
dead-zones ↗

**BEING FULLY RE-EVALUATED (→ ILD, CLD)**  
for EW region with realistic ASIC hypothesis

**Inner Radius** ↗ ⇒ Tracking performance ↗  
Cost ↗<sup>2</sup> (⇒ Magnet, Iron)  
**Gaps** ↗ ⇒ PFlow performances ↘  
↳ Active cooling

Review of physical implication (from TeV): see [Linear collider detector requirements and CLD, F. Simon @ FCC-Now \(nov 2020\)](#)  
Physics Requirement studies @ 250 GeV: see [Higgs measurements and others, M. Ruan @ CEPC WS, \(nov 2018\)](#)

# Detector optimisation for Higgs Factories

## Continuous running $\neq$ Pulsed running

- Power  $\times 100$  !

## Low energy (90 GeV)

- Lower energy – less focused jets
  - Lower granularity needed (1–2 cm OK ?)
  - Lower dynamic range
- Other criterions ? Tagging


... but not so for the rest ( $\geq \sim 250$  GeV)

## Reduce the number of layers + thicker sensors

- See “Small ILD” model
- 6"  $\times$  500  $\mu\text{m}$  wafers  $\rightarrow$  8"  $\times$  725  $\mu\text{m}$  ( resolution  $1/\sqrt[5]{d}$  )




## One size fit all ?

- Have a dynamic granularity ?



- Have a semi-digital readout ?
  - Hit counting for low energy
  - E measurement for high energies



# Services: integration & cooling : CO<sub>2</sub> à la HGCAL ?



- Pipe insertion process introduces some efficiency loss due to the thermal contact resistance.
- The benefit remains significant with regard to a passive cooling



Pipe insertion on a cooling prototype



**OK, but overkill solution for room temp cooling, and brings non-uniformities**

# ECAL adaptation : flat water cooling, preliminary thermal studies

© Oscar Ferreira @ LLR

Uniform solutions:



“Standart Slab”:

- 8 ASU (1440mm), 8192 ch / 128 ASICs
- 100 W

Passive cooling: Cu of 2mm (W, C ignored)

Adiabatic, but for heat bridge at the end

$\Delta T = 500^{\circ}\text{C}$  on Wafer surface at  $t = \infty$



“Standart Slab”:

- 8 ASU (1440mm), 8192 ch / 128 ASICs
- 128 W (1W/ASIC ~16 mW /ch)

Active cooling:

- Hollowed Cu of 4mm, with 1 ℓ /min of water @ 15°C




Adiabatic, but for heat bridge at the end

$\Delta T = 12^{\circ}\text{C}$  on Wafer surface at  $t = \infty$

# New FE boards

## Improvements:

- Power distributions
  - Local power regulation: LDO's
  - Local High Voltage filtering & Supply
- Signal distribution (buffering), data paths
- Monitoring (single ID, temp, probe analogue line)
- ASIC shielding/routing




Pedestal measurements vs. Ch# + Mem# × 100)

## Status:


- pre-version 2.0 tested, minor corrections needed
  - Noise uniformity dramatically improved (ex: outliers in thr. / 20 !)
- version 2.1 produced, ... in metrology
  - before cabling, 2<sup>nd</sup> metrology, gluing, ...
  - All material available : ASICs being tested

Single channel → the fault on the ASIC/packageing



# Timing in Calorimeters: 0.1-1 ns range

## Cleaning of Events




[CLIC CDR: 1202.5940]  
adapted from L. Emberger

Vincent.Boudry@in2p3.fr

## Particle ID by Time-of-Flight

- Complementary to  $dE/dx$ 
  - here with 100 ps on 10 ECAL hits




S. Dharani, U. Einhaus, J. List

SiW-ECAL R&D | 3rd ECFA WS, Paris | 10/10/24

## Ease Particle Flow:

- Identify primers in showers
- Help against confusion *better separation of showers*
- Cleaning of late neutrons & back scattering.
- Requires 4D clustering




Ch. Graf

# Calorimeter Timing Studies

## 2015 CMS HGCAL CERN timing test beam

### Time resolution vs S/N ratio



CMS Experiment at LHC, CERN  
 Data recorded: Thu Jan 1 01:00:00 1970 CEST  
 Run/Event: 1 / 1  
 Lumi section: 1






Transparent cells  $\Rightarrow$  no timing  
 Solid cells  $\Rightarrow$  timing information  $\sim 50\text{ps}$

Funding for  
 2 programs  
 in FR & DE :  
**T-Calo & Calo5D**  
 $\rightarrow$  full chain of  
 Sim.  $\rightarrow$  Phys. Perf.

Work just started

## Option 1) Bulk Timing



## Option 2) Dedicated layers with fast sensors (LGADs, MAPs, ...)


# → Homogenous prototype

## Goal:

- 15 layers of FEV2.1 with 500 $\mu$ m wafers
  - Uniform and more performant electronics
  - Could be used for LUXE@XFEL and Dark Photons exp's. (EBES @ KEK, Lohengrin @ ELSA, ...)
- All material available

## Main issue: failing contacts PCB–Sensor

- Conductive glue dots of  $\varnothing$ 2–3mm
  - Strength  $\sim$  1/5th of classical epoxy
- ~~Aging, mechanical stress, manipulations,~~ glue formula, small series, ...






# Hybridization studies : How to assemble silicon sensors & PCB ?

## Revisiting gluing (IFIC, IJClab, DMLAB)


- PCB metrology
  - Bef. & After curing & soldering
- Glue formula & preparation
- Gluing methods
  - Robot
  - Stencil
- Reenforcement
  - Filling glue
  - Adhesive films

IJClab (méca)




## Flatness of PCB

ISOMETRIC VIEW



ISOMETRIC VIEW

IFIC (optical)





Same PCB before / after 10-day dry storage



Measurements by C. Orero, IFIC

Conductive glue + filling  
(~invisible) on a glass plate



Puncturated adhesive film and conductive glue dots


# Conclusions

## SiW-ECAL technological prototypes

- **2022:** Heterogeneous 15 layers
  - 1<sup>st</sup> full calorimeter working [DESY22, CERN22]
    - Shower seen, Detailed simulation ready
    - Analysis on-going → resolutions, ...
  - Numerous emerging issues
    - gluing, HV filtering at high energy
- **2024 2025-26:** Uniform 15 layers
  - → New VFE boards
    - Cleaner PS & Clock distributions; more uniform
  - Gluing being revisited
  - Material available.
  - To be tested in 2025
    - Provide reference sample for GEANT4
    - With funding → “full” LUXE

## SiW-ECAL design for HET factories

- **2023–25:** Power budget & performances to be re visited
  - Occupancy, power, data fluxes (on-going)
    - Granularity; Passive or Active cooling
    - new ASIC attributes
  - 2025–27: PFA & Timing & Physics performances



### 2025–27 : Blue-print for a SiW-ECAL detector for the next ee collider


- planning for a pilote module @ T<sub>0</sub> collider-8y -5y (1 Mch, 1/60<sup>th</sup> of real detector)  
semi-industrial, quality, ASICs, ...

**Plenty of instrumental work & beam data analysis**

# Planning towards a pilot module... *just in case*

**T<sub>0</sub>-8 : production start**

T <sub>0</sub>	
FCCee	2045–48 ?
CEPC	2035 ?
ILC	2040 ?



# Bonuses

# Detector Parameters

- Cell lateral size
  - Shower separation (EM~2×cell size)
  - Cell time resolution (1cm/c ~ 30 ps)
    - Time performance for showers
      - ParticleID, easier reconstruction
- Longitudinal segmentation
  - sampling fraction
    - E resolution (ECAL ~15%/√E)
  - shower separation/start
- ECAL inner radius; Barrel  $Z_{\text{Start}}$
- ECAL–HCAL distance
- Barrel–Endcap distance
- Dead-zones sizes (from Mechanics, Cooling)



Number of cells  $\nearrow \Rightarrow$  Cost  $\nearrow$   
Cell density  $\nearrow \Rightarrow$  Power consumption  $\nearrow$   
Time resolution  $\searrow \Rightarrow$  Power  $\nearrow$

*thr. passive vs active cooling*  
dead-zones  $\nearrow$

Inner Radius  $\nearrow \Rightarrow$  Tracking performance  $\nearrow$   
Cost  $\nearrow^2$  ( $\supset$  Magnet, Iron)  
Gaps  $\nearrow \Rightarrow$  PFlow performances  $\searrow$

**NEED TO BE FULLY RE-EVALUATED**

<http://omega.in2p3.fr>



- **64 channels**
- **Auto-triggered**
  - per cell adj.
  - 1 cell triggers all
- Preamp  
+ **2 Gains** + Auto-select  
+ **TDC (~1.4ns)**
- 15 (×2) analogue memories
- Dyn range 0.1 ~ 2500 mips
  - mip in 320 μm (4 fC)
  - 12 bits ADC's
- 616 config bits
- Low consumption
  - 25 μW/ch with 0.5% ILC-like duty cycle
- **Power-Pulsed**

Time, ssh\_G1, ssh\_G10 conversion

FLAG\_TDC (from Digital ASIC)

# Implication of HL schemes

Higher  $\mathcal{L} \Rightarrow$

- Occupation / bunch train  $\nearrow$ 
  - More memory for events
  - But large margins

Higher repetition rates  $\times$  longer bunch  $\Rightarrow$   $P \approx 25 \mu\text{W}/\text{ch} \times 6$

- Power =  $f_{\text{rep}} \times \sum P_{\text{ASIC\_part}} \times \tau_{\text{spill\_part}}$

- $\tau_{\text{spill}} = \tau_{\text{Ramp-up}} + \tau_{\text{Train}} + \tau_{\text{Conv}}$   
 $= \mathcal{O}(\mu\text{s}) + \{ \dots \} + \mathcal{O}(100\text{'s } \mu\text{s})$

- $\tau_{\text{Train}} = \Delta T_{\text{bunches}} \times N_{\text{bunches}}$

- $\tau_{\text{Conv}} \propto (\text{occupancy} + \text{Noise} \geq \text{thr.})$

$\Rightarrow$  Full ZERO suppr. needed  
 Critical also for Power budget

## HL-ILC:

- $\mathcal{L} \times 4$  (6)
- $N_{\text{bunches}} \times 2 : \tau_{\text{Train}} : 1 \rightarrow 2 \text{ ms}$
- $f_{\text{rep}} \times 2$  (3): 5  $\rightarrow$  15 Hz

Dominated by ACQ time:


$P \approx 25 \mu\text{W}/\text{ch} \times 6$

## HL-CLIC:

- $\mathcal{L} \times 2$
- $N_{\text{bunches}} \rightarrow : \tau_{\text{Train}} : 176 \text{ ns}$
- $f_{\text{rep}} \times 2 : 50 \rightarrow 100 \text{ Hz}$

Dominated by Set-up & Conversion time:  $P$   
 $(\sim 82 \mu\text{W}/\text{ch}) \times 2$

### Power pulsing lines timing



#### CONVERSION:

HARDROC2: NO conversion

SPIROC2: max time (Full chip)= 16 SCAx 2 (HG or LG/Time) x103  $\mu\text{s}$ =3.2ms

SKIROC2: max time (Full chip)= 15 SCA x2 (HG or LG/Time) x103  $\mu\text{s}$ = 3 ms

#### READOUT:

HARDROC2: 127 (memory depth)x [ 64 channelsx 2 trigger bits + 24 BCID bits + 8 Header bits]=20 320 bits  $\Rightarrow$  200 nsx20k=4 ms/ Full Chip (WORST case)

SPIROC2: 16 SCAx2 (HG or LG/Time) x 36 ch x 16 ADC bits + 16 SCAx16 BCID bits + 16 Header bits= 18 704 bits  $\Rightarrow$  3.8 ms/Full Chip (Worst case)

SKIROC2: 15 SCAx2 (HG or LG/Time) x 64 ch x 16 ADC bits + 15 SCAx16 BCID bits + 16 Header bits= 30 976 bits  $\Rightarrow$  6 ms/Full Fhip (Worst case)




SK2 chips

64 ch full conversion

# ILD Rationale & Adaptation

## ILD high granularity calorimeters

- Designed for ILC
  - Power pulsing, low occupancy
- Marginally adapted for CLIC and CLD
  - Physics : number of layers ↗ 40 (ECAL)
- Partially adapted for CEPC
  - Lower granularity ( $2 \times 2 \text{ cm}^2$  ECAL)
- Needs strong adaptation for EW physics and continuous operation
  - Rates, Heat, Electronics



**ECAL: 30 layers**

- SiW-ECAL<sup>™</sup>:  $0.5 \times 0.5 \text{ cm}^3$  Si cells
- ScECAL:  $0.5 \times 5 \text{ cm}^2$  Scint strips

**10–100M channels**

**HCAL: 48 layers**

- AHCAL:  $3 \times 3 \text{ cm}^3$  scint. cells
- ScECAL:  $1 \times 1 \text{ cm}^2$  RPC cells

**10–70M channels**




# Building tools and procedure

## Documented for ILD




- including space and manpower estimations



Handling and positioning tool for integration & tests





# Cost Structure of ILD




Full Silicon option

# Large Scale Building : CALICE ECALS

## ILD & SiW-ECAL barrel




'Base unit'



## ILD ECAL

~10,000 SLAB's	~0.1
100,000 ASU's	~20
400,000 Wafers	~350
1,600,000 ASIC's	~1000
100,000,000 channels	~20000
	*incl.

Prototyped\*



SiW-ECAL  
0,5×0,5 cm<sup>2</sup>  
× 15 couches + W



ScW-ECAL  
0,5×4,5 cm<sup>2</sup>  
× 30 layers + SS



[See Adrian's presentation](#)

# Geometries & Services






HCAL elec 'accessibility'

Prism vs diapragm



Structural 'Robustness & Precision'



(SiD = 12 fold)

