

Développements de techniques d'interconnexion sans masques pour détecteurs à pixel

G. Calderini LPNHE Paris

Outline

In this presentation I will talk mainly of recent development in the field of sensor-readout pixel interconnections

I will deal in particular with Anisotropic Conductive Films (ACF) and Anisotropic Conductive Pastes (ACP), with results coming from a few projects (AIDAInnova, future DRD3 Collaboration)

Since there has been the first Collaboration Meeting of DRD3 last week at CERN, I will also give a short report a few general topics about the DRD3/WG7 https://indico.cern.ch/event/1402825/

Jerome plans to give a more general summary of the DRD3 meeting in his presentation

ECFA Detector R&D Themes

These themes, identified in the Roadmap, are **critical** to achieve the science programme outlined in the ESPP (The European Strategy for Particle Physics) and are **derived from the technological challenges** that need to be overcome for the scientific potential of the future facilities.

ECFA Detector R&D Themes

These themes, identified in the Roadmap, are **critical** to achieve the science programme outlined in the ESPP (The European Strategy for Particle Physics) and are **derived from the technological challenges** that need to be overcome for the scientific potential of the future facilities.

Detector R&D Themes

These themes, identified in the Roadmap, are **critical** to achieve the science programme outlined in the ESPP (The European Strategy for Particle Physics) and are **derived from the technological challenges** that need to be overcome for the scientific potential of the future facilities.

Strategic/Targeted R&D projects

DRD3/WP7

35 groups expressed interest in this WG in questionnaire circulated last year 18 submitted now specific EoI centered on activities; process till open We identified four main axes of research

• Maskless processes and fast interconnections for testing

RG 7.1: Yield consolidation for fast interconnection technologies

RG 7.2: Demonstration of in-house process for single dies and pixel interconnections for a range of pitches (down to < 30 μm)

• Improved classical flip-chip technologies for process accessible to labs

RG 7.3: Development of post-processing for classical bumping interconnection Bump-bonding techniques for small pitch

• Multi-chip and module interconnections (flexes)

RG 7.3: Development of post-processing for classical bumping interconnection Validation of demonstrator modules (test beam, radiation hardness)

• 3D integration

RG 7.4: Development of wafer-to-wafer approach in presently advanced interconnection RG 7.5: Development of VIAS in multi-tier sensor/front-end assemblies

DRD3/WP7

35 groups expressed interest in this WG in questionnaire circulated last year 18 submitted now specific EoI centered on activities; process till open We identified four main axes of research

• Maskless processes and fast interconnections for testing

RG 7.1: Yield consolida2on for fast interconnection technologies

RG 7.2: Demonstration of in-house process for single dies and pixel interconnections for a range of pitches (down to < 30 μm)

• Improved classical flip-chip technologies for process accessible to labs

RG 7.3: Development of post-processing for classical bumping interconnection Bump-bonding techniques for small pitch

• Multi-chip and module interconnections (flexes)

RG 7.3: Development of post-processing for classical bumping interconnection Validation of demonstrator modules (test beam, radiation hardness)

• 3D integration

RG 7.4: Development of wafer-to-wafer approach in presently advanced interconnection RG 7.5: Development of VIAS in multi-tier sensor/front-end assemblies

Maskless interconnections: anisotropic conductive films (ACF)

Anisotropic conductive films can be used as interconnection technique

Application potentially important also from the cost point of view, bump represent a significant fraction of the hybridization cost of pixel modules

UBM is still required to obtain the particle adhesion, but it is a wet chemical deposition of Ni and Au (maskless process, low cost)

CERN has done a lot of progress on ACF and is trying to develop in-house deposition

M. Vicente, D. Dannheim et al.

Collaboration CERN EP-RD/LPNHE/UniGE/ Compart financed inside AIDAInnova WP in hybrid detectors

https://indico.cern.ch/event/1307202/contributions/5498740/attachments/2822534/4929452/240319_ACA_AIDAinnova%20Ahmet%20LALE%202.pdf

G. Calderini, DI2I Orsay 25/06/2024

Anisotropic Conductive Adhesive (ACA) Bonding

- ACA connection done at Geneva University using semi-automatic flip-chip bonder
	- Precise temperature, pressure and alignment control
	- Heating up to 400 C and force applied by bonding arm up to 100 kgf
	- Available for bonding with **ACF/ACP**
- ACF bonding has two steps lamination and bonding
	- Pressure applied to displace and compress particles
	- Epoxy cures at 150 °C for a few seconds only

Mateus Vicente

G. Calderini, DI2I Orsay 25/06/2024 10

Dedicated daisy-chain studies – design

- Daisy-chain 6" quartz wafer with 625 µm thickness to characterize ACF/ACP performance
- Study of ACA interconnection properties
	- Low-pitch and large-pitch reliability
	- \cdot Different device size
	- Resistance measurements
	- Mechanical analysis

Dedicated daisy-chain studies – bonding

- Different ACA type bonding
	- Peripheral structure (2 rows, 140 μm pitch), used two types of ACF and one ACP
	- Consistent results, resistance less than 5 Ω per chain (8-9 connections)

Peter Svihra

G. Calderini, DI2I Orsay 25/06/2024 12

Dedicated daisy-chain studies – stability

Study of performance after thermal cycling

- 10x10 pixels with 1 mm pitch
- ACP bonded
- 3 different test suites x 2 plating types x 2 devices
	- 20x thermal-cycled
	- 4-wire measurements
- *Only 9 of 100 connections tested on each device –> 108 tested total (out of 1200)*
- 3 missing connections after bonding, 2 died in Cycle1 and 3 in Cycle2
- Resistance worsened by **0.2 Ω** and **0.7 Ω** after each set of cycles

Evaluation with real chip: Timepix3

Need for sufficiently large cavity volume between sensor and ASIC after bonding to fit excess **adhesive**

- Problem for small-pitch structures (such as 55 μm pitch or below)
- **Volume** directly related to plating height **x**
- Developed approximate model for calculation

ASIC cavity volume based on plating height 30000 Cavity Timepix3 ASIC with plating height x x 25000 **Good bonding** |
|<u>E</u> 20000
|<u>U</u> 15000
|O
|O Timepix3 assembly w/ original ENEPIG 10000 5000 10^{-} 12 14 16 $\overline{8}$ Plating height x [µm] **Failed bonding**

Timepix3 assembly w/re-worked pad

Evaluation with real chip: Timepix3

- Evaluation of different ACF thickness (18 μm vs 14 μm), both with 3 μm particle diameter
	- Bent due to *insu;icient bonding pressure* or *plating cavity volume*
	- Plan to use higher force flip-chip machine in near future

Sensor

ACF

ASIC

PCB

Other projects and applications

ALTIROC2/3

- 15x15 pixels, 1300 μm pitch
- LGAD sensor
	- ACP with 10 μm particles
	- **98.2% yield**
	- *Tested by A. Wang (USTC)*

Timespot

- 32x32 pixels, 55 µm pitch
- Si 3D trench sensor
	- ACF 18 μm thick
	- **… to be tested …**
	- *Provided by A. Loi (INFN)*

SPHIRD

- 32x64 pixels, 50 µm pitch
- Si planar sensor
	- ACF 14 μm thick
	- **85% yield** (+7% weak response)
	- *Tested by M. Ruat (ESRF)*
- **CZT** sensor 2 mm thick
	- N_CP
	- **… to be tested …**

ColorPix2

- 32x32 pixels, 70 µm pitch
- **CZT** sensor 1.8 mm thick
	- N_CP
	- **around 70% first yield** *(el. tests then failed)*
	- *Tested by J. Jirsa (FNSPE CTU)*

SPHIRD Si

Anisotropic conductive films (ACF/ACP): outlook and plans

• Optimisation of bonding parameters

- Bonding pressure, time, temperature
- Variation of adhesives (films/pastes; conductive/non-conductive; particle densities, …)
- More stability testing of daisy-chain structures
	- Radiation hardness, electrical properties, mechanical strength, …
- Already linked to multiple projects
	- Expanding with testing of functional assemblies by us and partners
- Need for an improved flip-chip machine
	- Brings potential to reflow (such as Timepix4 Cu pillars) as well as higher force

Advancement in flip-chip techniques

Different technological level

This needs today RTO or industry

Vendors busy with upgrade productions

Move part of process to laboratories

Different features from different technologies can address specific complex issues

- small pitch
- process-temperature constraint
- electrical properties (current, C)
- connection flow (wafer-wafer, device-wafer)

T. Fritzsch, Fraunhofer IZM

 $\overline{}$

Gold stud and nanowires

Gold stud can be deposited with standard wire bonding machine with ball-bonding head

Does not require masks but deposition is done through the bonding program

Flip-chip is then achieved by compression, but assembly often achieved through glue

Nanowires are grown on pads

Low-resistance

Flip-chip is then achieved by compression; no glue mandatory but can be used

Techniques adaptable to both sensor-to-chip and flex interconnection

Gold studs

- . Individual pad selection possible on application phase
- Successful bonding of test structures and MALTA2 sensors onto flex
- Verified in situ pre-bonding verification
- Bonded using epoxy under-fill Araldite 2011

Gold studs with flat head on test structure

Test structure connected to flex using gold studs

In situ pre-bond verification

G. Calderini, DI2I Orsay 25/06/2024 20

Nano-wires deposited on wafers

- MALTA2 wafers processed (88µm x 88µm aluminum pads with 32µm spacing)
- Currently >90% pads with perfect coverage, pads with partial coverage that are still **bond able** – no impact on MALTA2 performance
- . Possible to probe wired pads with probe-card

Nano-wire bonding of a chip on flex

- Successful bonding of nano-wired MALTA2 pads onto flex PCB pads using the glue assisted process
- Practically every non-conductive glue can be used for the bonding process

Different bonding options:

- Sintering (glue-free)
- Cold welding (glue-free)
- Glue supported

Sensor dummy pad

Nano wires

G. Calderini, DI2I Orsay 25/06/2024 22

Wafer-to-wafer bonding and 3D interconnections

 \equiv

 $\overline{}$

with

 $-50-$

Tests with dummy wafers

TOP wafer: Cu UBM pad and patterned polymer layer

Cu-UBM pad wafer without (left) and with polymer bond layer (right)

BOTTOM wafer: Cu-SnAg pillar

height at measured position ~14um from passivation surface level, (SnAg solder cap before reflow, fluctuating pillar height in profile due to small number of data points from top of the pillar)

Is Komstanton of the D

 $\frac{}{\sim}$

First attempts with real wafers

Bonding process evaluation using daisy-chain-test wafer:

TOP wafer: UBM pad and patterned polymer layer **BOTTOM wafer: Cu-SnAg pillar**

Preliminary Process Results:

- Process evaluated for 20um polymer layer thickness, measured bond layer thickness: 21um (+/-0.5um across the wafer)
- Pillar height: 13...15µm (as plated) (tolerances across the wafer) Cu pad height: $5.5\mu m$ (+/- $0.5\mu m$ across the wafer)
- Thinning of top wafer to 80um thickness possible
- Dicing of wafer stack possible
- Low adhesion between top and bottom chip after dicing (chips can be easily de-bonded)
- Large area solder transfer from CuSnAg-pillar (bottom chip) to Cu pad (top chip) visible after top chip debonding but some pillars are not connected to Cu pads (see cross section)

Full wafer IR image, details are to small for bond laver characterization

X-ray inspection of bonded chips: UBM pads - medium gray, pillar - dark gray: UBM and pillar are different in size

cross section after wafer to wafer bonding:

Left: slightly connected pillars, solder transfer to Cu pad (top) visible Right: gap between pillar and pad, no solder transfer to Cu pad (top) visible

Interplay with DRD7 in 3D integration

Via industry/RTOs it will profit of commercial drive

Stack to match digital/analog many reasons to do so

Could allow complex communication between different connected devices

Allow to contact/power/read a lower layer through an upper one

Multi-tier, mixed-technology

Interface with DRD7

Multi-tier electronics-oriented (example: optical connections) will go more in DRD7

Vertical integration sensor-oriented (example: vias to reach FE chips) will go in DRD3

Participate to DRD3 !

If you have interest for any of the activities covered by DRD3 (see also Jerome's review) don't hesitate to contact the conveners of the corresponding WG!

(or me / Jerome / Auguste / Marlon, and we will point you to the relevant persons)

Backup

Electroless Nickel Immersion Gold (ENIG)

• Electroless Nickel

- Self-catalytic reaction on pad surface
- Performed on aluminium (activated surface) or on previous nickel deposits in a nickel bath

· Immersion Gold

- Corrosion protection, very thin layer ($<$ 1 μ m)
- Ongoing optimisation of the process in **EP-DT Micro-Pattern Technologies lab**
	- Cleaning, oxide removal, nickel bath stability,...
	- Optimisation performed for different pad topologies

Footer

ECFA

Expressions of Interest

