

Développements de techniques d'interconnexion sans masques pour détecteurs à pixel

G. Calderini LPNHE Paris



Outline

In this presentation I will talk mainly of recent development in the field of sensor-readout pixel interconnections

I will deal in particular with Anisotropic Conductive Films (ACF) and Anisotropic Conductive Pastes (ACP), with results coming from a few projects (AIDAInnova, future DRD3 Collaboration)

Since there has been the first Collaboration Meeting of DRD3 last week at CERN, I will also give a short report a few general topics about the DRD3/WG7 https://indico.cern.ch/event/1402825/

Jerome plans to give a more general summary of the DRD3 meeting in his presentation

ECFA Detector R&D Themes

These themes, identified in the Roadmap, are **critical** to achieve the science programme outlined in the ESPP (The European Strategy for Particle Physics) and are **derived from the technological challenges** that need to be overcome for the scientific potential of the future facilities.



ECFA Detector R&D Themes

These themes, identified in the Roadmap, are **critical** to achieve the science programme outlined in the ESPP (The European Strategy for Particle Physics) and are **derived from the technological challenges** that need to be overcome for the scientific potential of the future facilities.



Detector R&D Themes

These themes, identified in the Roadmap, are **critical** to achieve the science programme outlined in the ESPP (The European Strategy for Particle Physics) and are **derived from the technological challenges** that need to be overcome for the scientific potential of the future facilities.





DRD3/WP7

35 groups expressed interest in this WG in questionnaire circulated last year 18 submitted now specific EoI centered on activities; process till open We identified four main axes of research

Maskless processes and fast interconnections for testing

RG 7.1: Yield consolidation for fast interconnection technologies

RG 7.2: Demonstration of in-house process for single dies and pixel interconnections for a range of pitches (down to < 30 μ m)

• Improved classical flip-chip technologies for process accessible to labs

RG 7.3: Development of post-processing for classical bumping interconnection Bump-bonding techniques for small pitch

• Multi-chip and module interconnections (flexes)

RG 7.3: Development of post-processing for classical bumping interconnection Validation of demonstrator modules (test beam, radiation hardness)

• 3D integration

RG 7.4: Development of wafer-to-wafer approach in presently advanced interconnection RG 7.5: Development of VIAS in multi-tier sensor/front-end assemblies

DRD3/WP7

35 groups expressed interest in this WG in questionnaire circulated last year

18 submitted now specific EoI centered on activities; process till open

We identified four main axes of research

Maskless processes and fast interconnections for testing

RG 7.1: Yield consolida2on for fast interconnection technologies

RG 7.2: Demonstration of in-house process for single dies and pixel interconnections for a range of pitches (down to < 30 μ m)

• Improved classical flip-chip technologies for process accessible to labs

RG 7.3: Development of post-processing for classical bumping interconnection Bump-bonding techniques for small pitch

• Multi-chip and module interconnections (flexes)

RG 7.3: Development of post-processing for classical bumping interconnection Validation of demonstrator modules (test beam, radiation hardness)

• 3D integration

RG 7.4: Development of wafer-to-wafer approach in presently advanced interconnection RG 7.5: Development of VIAS in multi-tier sensor/front-end assemblies

Maskless interconnections: anisotropic conductive films (ACF)

Anisotropic conductive films can be used as interconnection technique

Application potentially important also from the cost point of view, bump represent a significant fraction of the hybridization cost of pixel modules







UBM is still required to obtain the particle adhesion, but it is a wet chemical deposition of Ni and Au (maskless process, low cost) CERN has done a lot of progress on ACF

and is trying to develop in-house deposition

M. Vicente, D. Dannheim et al.

Collaboration CERN EP-RD/LPNHE/UniGE/ Compart financed inside AIDAInnova WP in hybrid detectors

https://indico.cern.ch/event/1307202/contributions/5498740/attachments/2822534/4929452/240319_ACA_AIDAinnova%20Ahmet%20LALE%202.pdf

G. Calderini, DI2I Orsay 25/06/2024

Anisotropic Conductive Adhesive (ACA) Bonding

- ACA connection done at Geneva University using semi-automatic flip-chip bonder
 - Precise temperature, pressure and alignment control
 - Heating up to 400 C and force applied by bonding arm up to 100 kgf
 - Available for bonding with ACF/ACP
- ACF bonding has two steps lamination and bonding
 - Pressure applied to displace and compress particles
 - Epoxy cures at 150 °C for a few seconds only



Mateus Vicente

G. Calderini, DI2I Orsay 25/06/2024

Dedicated daisy-chain studies – design

- Daisy-chain 6" quartz wafer with 625 µm thickness to characterize ACF/ACP performance
- Study of ACA interconnection properties
 - Low-pitch and large-pitch reliability
 - Different device size
 - Resistance measurements
 - Mechanical analysis

	pitch	size in mm	connections	per wafer	type	diceable
160x160 20um	20 um	3.2 x 3.2	25600	36	grid	no
CLICpix2	25 um	3.2 x 3.2	16384	34	grid	no
400x400 25um	25 um	20 x 20	640000	5	grid	yes
Timepix3	55 um	14 x 14	65536	4	grid	no
Timepix3 islands	55 um	14 x 14	65536	4	grid	no
RD53	50 um	20 x 20	160000	4	grid	no
RD53 islands	50 um	20 x 20	160000	2	grid	no
70x70 140um	140 um	20 x 20	2112	3	peripheral	yes
10x10 1000um	1000 um	20 x 20	400	3	grid	yes
3x3 4500um	4500 um	20 x 20	36	1	grid	yes

Dedicated daisy-chain studies – bonding

- Different ACA type bonding
 - Peripheral structure (2 rows, 140 µm pitch), used two types of ACF and one ACP
 - Consistent results, resistance less than 5 Ω per chain (8-9 connections)

Peter Svihra

G. Calderini, DI2I Orsay 25/06/2024

Dedicated daisy-chain studies – stability

Study of performance after thermal cycling

- 10x10 pixels with 1 mm pitch
- ACP bonded
- 3 different test suites x 2 plating types x 2 devices
 - 20x thermal-cycled
 - 4-wire measurements
- Only 9 of 100 connections tested on each device <u>-> 108 tested total</u> (out of 1200)
- 3 missing connections after bonding, 2 died in Cycle1 and 3 in Cycle2
- Resistance worsened by $0.2~\Omega$ and $0.7~\Omega$ after each set of cycles

Evaluation with real chip: Timepix3

Need for sufficiently large cavity volume between sensor and ASIC after bonding to fit excess adhesive

- Problem for small-pitch structures (such as 55 µm pitch or below)
- Volume directly related to plating height x
- Developed approximate model for calculation

ASIC cavity volume based on plating height 30000 Cavity Timepix3 ASIC with plating height x 25000 Good bonding 20000 [الس Nolume [الم 15000 Timepix3 assembly w/ original ENEPIG 10000 5000 10 12 14 16 8 0 2 Plating height x [µm] Failed bonding

Timepix3 assembly w/ re-worked pad

Evaluation with real chip: Timepix3

- Evaluation of different ACF thickness (18 μ m vs 14 μ m), both with 3 μ m particle diameter
 - Bent due to insufficient bonding pressure or plating cavity volume
 - Plan to use higher force flip-chip machine in near future

Sensor

ACF

ASIC

PCB

Other projects and applications

ALTIROC2/3

- 15x15 pixels, 1300 µm pitch
- LGAD sensor
 - ACP with 10 μm particles
 - 98.2% yield
 - Tested by A. Wang (USTC)

Timespot

- 32x32 pixels, 55 µm pitch
- <u>Si 3D trench sensor</u>
 - ACF 18 μm thick
 - ... to be tested ...
 - Provided by A. Loi (INFN)

SPHIRD

- 32x64 pixels, 50 µm pitch
- <u>Si planar sensor</u>
 - ACF 14 μm thick
 - 85% yield
 (+7% weak response)
 - Tested by M. Ruat (ESRF)
- CZT sensor 2 mm thick
 - NCP
 - ... to be tested ...

ColorPix2

- 32x32 pixels, 70 µm pitch
- CZT sensor 1.8 mm thick
 - NCP
 - around 70% first yield (el. tests then failed)
 - Tested by J. Jirsa (FNSPE CTU)

SPHIRD Si response

Anisotropic conductive films (ACF/ACP): outlook and plans

• Optimisation of bonding parameters

- Bonding pressure, time, temperature
- Variation of adhesives (films/pastes; conductive/non-conductive; particle densities, ...)
- More stability testing of daisy-chain structures
 - Radiation hardness, electrical properties, mechanical strength, ...
- Already linked to multiple projects
 - Expanding with testing of functional assemblies by us and partners
- Need for an improved flip-chip machine
 - Brings potential to reflow (such as Timepix4 Cu pillars) as well as higher force

Advancement in flip-chip techniques

Different technological level

This needs today RTO or industry

Vendors busy with upgrade productions

Move part of process to laboratories

Different features from different technologies can address specific complex issues

- small pitch
- process-temperature constraint
- electrical properties (current, C)
- connection flow (wafer-wafer, device-wafer)

-

Fritzsch,

IZM

Gold stud and nanowires

Gold stud can be deposited with standard wire bonding machine with ball-bonding head

Does not require masks but deposition is done through the bonding program

Flip-chip is then achieved by compression, but assembly often achieved through glue

Nanowires are grown on pads

Low-resistance

Flip-chip is then achieved by compression; no glue mandatory but can be used

Techniques adaptable to both sensor-to-chip and flex interconnection

Gold studs

- Individual pad selection possible on application phase
- Successful bonding of test structures and MALTA2 sensors onto flex
- Verified in situ pre-bonding verification
- Bonded using epoxy under-fill Araldite 2011

Gold studs with flat head on test structure

Test structure connected to flex using gold studs

In situ pre-bond verification

G. Calderini, DI2I Orsay 25/06/2024

Nano-wires deposited on wafers

- MALTA2 wafers processed (88µm x 88µm aluminum pads with 32µm spacing)
- Currently >90% pads with perfect coverage, pads with partial coverage that are still bond able – no impact on MALTA2 performance
- Possible to probe wired pads with probe-card

Nano-wire bonding of a chip on flex

- Successful bonding of nano-wired MALTA2 pads onto flex PCB pads using the glue assisted process
- Practically every non-conductive glue can be used for the bonding process

Different bonding options:

- Sintering (glue-free)
- Cold welding (glue-free)
- Glue supported

Sensor dummy pad

 Mage 7-13:
 Mage 4-141:
 Million (2014)
 Million (2014)

 Mage 7-13:
 Mage 4-141:
 Million (2014)
 Million (2014)
 Million (2014)

Nano wires

Wafer-to-wafer bonding and 3D interconnections

_	Want to reduce mass, i.e. thickness of pixel detectors as		MIP
	much as possible while keeping the benefits of the hybrid	Standard hybrid pixel mod	lule:
	approach.	2013 (ATLAS IBL & ITk	passee and same
	 Separate development and optimization of sensors and FE electronics allowing for best performance of FE 		Supplications Site CHOS
	electronic and sensor.	TSV hybrid pixel module	<u>e</u> :
	 Fine pitch interconnection between FE and sensor pixel with a pitch down to ~20um. 	80 -100 μm FE & 150 μm se 2019 (AIDA 2020 proof	of RDI lines Passive components Detector services
	This is a f FF and a second sector to the minimum.	concept)	TSV Thin FE chip (<100um)
	 Ininning of FE and sensor parts to the minimum. 		
	 Can benefit from active CMOS sensor development by 	<u>Ultra thin hybrid</u>	Front side Stave with integrated cooling pipe
	integrating some electronic already into the sensor	<u>pixel module</u> :	
→ Ta	Target is the development of ultra-thin hybrid pixel	~20 μm FE &	
detectors based on:		50-100 μm sensor 2025 (future	
		tracking detector.	Backside RDL with interconnect pads
	- 50 – 100 µm thick pixel sensor on 200 (300) mm CMOS	esp. in innermost	
	waters	layers)	
	- $\sim 20 \mu\text{m}$ thick pixel FE chip thickness on 200 (300) mm		
	CMOS		assive CMOS sensor or DMAPS
		innova	Fabian Huegging

G. Calderini, DI2I Orsay 25/06/2024

Tests with dummy wafers

TOP wafer: Cu UBM pad and patterned polymer layer

Cu-UBM pad wafer without (left) and with polymer bond layer (right)

BOTTOM wafer: Cu-SnAg pillar

height at measured position ~14 μ m from passivation surface level, (SnAg solder cap before reflow, fluctuating pillar height in profile due to small number of data points from top of the pillar)

200.000

First attempts with real wafers

Bonding process evaluation using daisy-chain-test wafer:

TOP wafer: UBM pad and patterned polymer layer **BOTTOM wafer:** Cu-SnAg pillar

Preliminary Process Results:

- Process evaluated for 20μm polymer layer thickness, measured bond layer thickness: 21μm (+/- 0.5μm across the wafer)
- Pillar height: 13...15μm (as plated) (tolerances across the wafer)
 Cu pad height: 5.5μm (+/- 0.5μm across the wafer)
- Thinning of top wafer to 80µm thickness possible
- Dicing of wafer stack possible
- Low adhesion between top and bottom chip after dicing (chips can be easily de-bonded)
- Large area solder transfer from CuSnAg-pillar (bottom chip) to Cu pad (top chip) visible after top chip debonding but some pillars are not connected to Cu pads (see cross section)

Full wafer IR image, details are to small for bond layer characterization

X-ray inspection of bonded chips: UBM pads - medium gray, pillar - dark gray; UBM and pillar are different in size

cross section after wafer to wafer bonding:

Left: slightly connected pillars, solder transfer to Cu pad (top) visible Right: gap between pillar and pad, no solder transfer to Cu pad (top) visible

Interplay with DRD7 in 3D integration

Via industry/RTOs it will profit of commercial drive

Stack to match digital/analog many reasons to do so

Could allow complex communication between different connected devices

Allow to contact/power/read a lower layer through an upper one

Multi-tier, mixed-technology

Interface with DRD7

Multi-tier electronics-oriented (example: optical connections) will go more in DRD7

Vertical integration sensor-oriented (example: vias to reach FE chips) will go in DRD3

Participate to DRD3!

If you have interest for any of the activities covered by DRD3 (see also Jerome's review) don't hesitate to contact the conveners of the corresponding WG!

(or me / Jerome / Auguste / Marlon, and we will point you to the relevant persons)

Backup

Electroless Nickel Immersion Gold (ENIG)

• Electroless Nickel

- Self-catalytic reaction on pad surface
- Performed on aluminium (activated surface) or on previous nickel deposits in a nickel bath

Immersion Gold

- Corrosion protection, very thin layer (< 1 μ m)
- Ongoing optimisation of the process in EP-DT Micro-Pattern Technologies lab
 - Cleaning, oxide removal, nickel bath stability,...
 - Optimisation performed for different pad topologies

ECFA

Expressions of Interest

Group	Contact	Ongoing work / topics of interest	Maskless	classical processes	2.5D integr. / modules	3D integration	FTE
ANL	Jessica Metcalfe	technologies for large-scale tracking devices					
Bonn University*	Fabian Hügging, Jochen Dingfelder	fine-pitch (<50 um) bonding; W2W bonding; in-house hybridisation	\checkmark	\checkmark		\checkmark	1 Staff + 1 Stud./Postdoc/Techn.
CERN*	Dominik Dannheim	In-house plating and hybridisation; compact module studies (including silicon photonics integration)	\checkmark		\checkmark		2.5 Res. + 2 Stud.
FBK	Giovanni Paternoster	3d-integration and interconnection of BSI-SiPMs for NUV/VUV; mask and mask-less UBM; W2W temporary bonding; chip-level solder-ball bonding >50 um; wafer-level micro bumps/pillars <50 um; in-house maskless interconnects	\checkmark	\checkmark	\checkmark	\checkmark	1 Staff
Fraunhofer IZM*	Thomas Fritzsch	hybridisation with <=25 um pitch; W2W bonding; wafer-level packaging; single-chip bump bonding for R&D		\checkmark		\checkmark	1 Staff
Geneva University*	Mateus Vicente	In-house flip-chip bonding: gold studs, ACP/ACF, Cu pillars; chip-to-flex	\checkmark		\checkmark		
IMB-CNM-CSIC	Miguel Ullán	RDL, TSV, interposers		\checkmark	\checkmark		0.5 Res.
INFN Bari	Giovanni Francesco Ciani	interconnection between bent sensors; stacking of several CMOS sensors for full 3d tracking			\checkmark		0.5 Res. + 0.5 Stud.
INFN Cagliari	Adriano Lai	in-house single-die hybridisation with innovative bonding techniques such as ACF/ACP	\checkmark				
INFN Firenze	Giacomo Sguazzoni, Giovanni Passaleva	Novel interconnection techniques for future applications	\checkmark		\checkmark		0.5 Res. + 0.5 Stud.
INFN Milano	Gianluca Alimonti	Indium bump bonding; in-house die-to-die and die-to-PCB bonding; hybridisation of RSD; multi-chip systems on PCB/bus tape	\checkmark	\checkmark	\checkmark		
INFN Trieste	Giacomo Contin	interconnects for bent and ultrathin chips (ALICE ITS3); aerosol jet printing for RDL and contactless interconnects; TSV and wafer-to-wafer for 3D stacking				\checkmark	3 Res. + 1 Stud.
IPHC Strasbourg	Maciej Kachel	3D integration; small pitch (<10 um) interconnection		\checkmark		\checkmark	0.1 Staff
IP2I Lyon	Didier Contardo	wafer-to-wafer interconnect demonstrator				\checkmark	0.6 Physicist + 2.8 Tech
KIT Karlsruhe	Michele Caselle	in-house flip chip, gold studs, TSV processing, RDL	\checkmark		\checkmark		0.5 Staff + 1 Stud.
LPNHE Paris	Giovanni Calderini	interconnects: ACF, ACP, gold studs; characterisation techniques and devices; reliability testing; new interconnection techniques / scalability	\checkmark				1.5 Res. + 1 Stud. + 1 Techn.
MPG Halbleiterlabor*	Ladislav Andricek, Jelena Ninkovic	direct wafer bonding; 3D/2.5D systems with micro-channel cooling; W2W/C2W bonding		\checkmark	\checkmark	\checkmark	1 Staff + 2 Stud./Postdoc/Techn.
NIKHEF	Martin Fransen	high-frequency ASIC to module integration (RDL, TSV), wire bonding			\checkmark		0.2 Staff
ORNL	Mathieu Benoit	in-house interconnect for hybridisation and module building: single-chip bumping, UBM, bonding; gold studs, ACP/ACF, Cu pillars; chip-to-flex, chip-to-interposer; interposer fabrication	\checkmark		\checkmark		1 Staff + 1 Stud./Postdoc/Techn.
*groups presenting a	t DRD3 workshop June 2024						~30 FTE in total