Development of a Monolithic CMOS sensor readout architecture for Ion tracking and identification

Réunion du GDR DI2I du 24 Juin (10h00) au 26 Juin IJCLab - Orsay

Low energy range ion tracking and identification

Context:

development of a MAPS for particle identification as well as precision tracking

Low energy range ion tracking and identification

Context:

development of a MAPS for particle identification as well as precision tracking

Charge collection: basic facts

PWFIT

NWELL

DEEP PWELL

DEPLETION

BOUNDARY

DEEP PWELI

DEPLETION BOUNDARY

NWELL

PWELL

NWELL

COLLECTION EL RODE

DEPLETED ZONE

NWELL COLLECTION

FLECTRODE

DEPLETED ZONE

NMO

PWELL

RWELL

PMOS

NWELL DEEP PWELL

EXTRA P-TYPE IMPLANT

LOW DOSE N-TYPE IMPLANT

P- EPITAXIAL LAYER P⁺ SUBSTRATE

DEEP PWELI

P⁼ EPITAXIAL LAYER

⁺ SUBSTRATE

MAROS

PWELL

Here on small collection node

PHC

. In standard process, partial depletion => charaes move by diffusion and drift => sizeable charae sharing

Sensor: silicon detector where electronics and sensor share the same technological process

8

Monolithic Active Pixel

- . In modified process, close to or complete depletion (sometimes called DepletedMAPS) => drift stronaly dominates
	- => low charge sharing

Jérôme Baudot -Review on MAPS R&D - FTCF workshop 2024/01/15

Low energy range ion tracking and identification

Context:

development of a MAPS for particle identification as well as precision tracking

- Measurement of momentum (deflection in magnetic field) and energy loss (ionization, excitation) can be used for Particle Identification
- minimization of multiple scattering: low material budget
- particle identification: precision tracking system + energy loss measurement

Possible applications: ion fragmentation cross section measurements for hadrontherapy treatments improvement

Sensors providing as output the signal amplitude of fired pixels, would allow measurement per particle and greatly increase identification capabilities

MAPS with E measurement would simplify the system (no need of additional detectors) MAPS advantages:

- low material budget
- small pixel pitch
- standard CMOS technology

In the framework of the STRONG 2020 EU project the Joint Research Activity group Tracking and Ions Identification with Minimal Material budget (JRA9 TIIMM) develops a depleted MAPS detector using a modified TowerJazz 180nm process.

The target is a depleted MAPS for position and energy meaurements aiming at :

- position resolution better than 10um
- output signal amplitude of the fired pixels (energy loss measurements for particle identification)
- large input dynamics
- low material budget

5 prototypes realised and tested

• different sensing layer variants

In the framework of the STRONG 2020 EU project the Joint Research Activity group Tracking and Ions Identification with Minimal Material budget (JRA9 TIIMM) develops a depleted MAPS detector using a modified TowerJazz 180nm **STR@NG** process.

The target is a dependent of the target is a dependent of the MAPS $\frac{\text{CMOS Monolithic Active Fixed Sensor}}{\text{design in Tower Jazz 180 nm process}}$

● position resolut - First submission: preliminary prototype (TIIMMO) submitted in March 2020. For position
Second submission: TIIMMO/TIIMM1/TIIMM1A/TIIMM1B prototypes received in August 2022

SENSOR'S OVERVIEW

TIIMM goal zero: deliver a prototype to establish the feasibility at a large sensor scale size.

 \overline{a}

For position and energy measurements

In the framework of the STRONG 2020 EU project the Joint Research Activity group Tracking and Ions Identification with Minimal Material budget (JRA9 TIIMM) develops a depleted MAPS detector using a modified TowerJazz 180nm process.

The target is a depleted MAPS for position and energy meaurements aiming at :

- position resolution better than 10um
- output signal amplitude of the fired pixels (energy loss measurements for particle identification)
- large input dynamics (1:105)
- low material budget
- 5 prototypes realised and tested
- different sensing layer variants

Possibility to extend the development :

combine the pixel front-end developed within TIIMM with a faster scalable matrix digital read-out

TIIX specifications

- Max surface = $6,3 \times 5,4$ mm2
- Max pitch 45×45 um
- \cdot 128 rows (scalable to 512) 96 columns
- CMOS Technology: TJ 180 nm with 25um epilayer and modified process.
- Standard cell-based digital design
- Qin between 1k e- and ~ 800 ke- (FE dynamic range)
- Digital on Top conception flow
- Max Hit rate = 1 kHz/cm2
- Max Frame rate = $5kHz$
- Output (serial data) frequency = 160 MHz

TIIX architecture

- Max surface = $6,3 \times 5,4$ mm2
- Max pitch 45×45 um
- \cdot 128 rows (scalable to 512) 96 columns
- CMOS Technology: TJ 180 nm with 25um epilayer and modified process.
- Standard cell-based digital design
- Qin between 1k e- and \sim 800 ke- (FE dynamic range)
- Digital on Top conception flow
- Max Hit rate $= 1$ kHz/cm2
- Max Frame rate $=$ 5kHz
- Output (serial data) frequency = 160 MHz

Goal: (faster) scalable matrix digital read-out

- Pixel matrix organised in 128 independent columns (128 pixels each)
- Digital read-out unit at each pixel

(128 pixels each)

- Digital read-out unit at each pixel
- ToT: a 4b timestamp in pixel memory at each leading or trailing front generated by the pixel front-end comparator
	- 10b extension at the EOC level: the 10b timestamp is provided wrt a selectable clock frequency (40/20 MHz)
	- the full ToT is calculated off-chip: only the TE and LE timestamps are serialized by the three 160Mbps output links
- Pixel data are asynchronously read at the bottom of each column when they are present (data-driven readout)
- fixed top-to-bottom priority (column drain architecture *a la* MONOPIX)

Digital On Top Methodology

- SW simulation framework based on python scripts
- Parametric physics efficiency simulator with event generation

- SW simulation framework based on python scripts
- Parametric physics efficiency simulator with event generation
- Pixels hits ToT generation and functional architecture simulation testbench

flexible generation of input stimulus data, from sensor simulations (with given constrained random distributions enabling designers to test alternative and extreme cases)

- SW simulation framework based on python scripts
- Parametric physics efficiency simulator with event generation
- Pixels hits ToT generation and functional architecture simulation testbench

flexible generation of input stimulus data, from sensor simulations (with given constrained random distributions enabling designers to test alternative and extreme cases)

System Verilog model description

- SV is an extensions to Verilog
- system-level design and verification

- SW simulation framework based on python scripts
- Parametric physics efficiency simulator with event generation
- Pixels hits ToT generation and functional architecture simulation testbench

flexible generation of input stimulus data, from sensor simulations (with given constrained random distributions enabling designers to test alternative and extreme cases)

System Verilog model description

- SV is an extensions to Verilog
- system-level design and verification

Analog parts integrated ad SV level

- SW simulation framework based on python scripts
- Parametric physics efficiency simulator with event generation
- Pixels hits ToT generation and functional architecture simulation testbench

System Verilog model description

- extensions to Verilog
- system-level design and verification

Automated verification: capability of predicting expected chip outputs

Two strategies:

- verification methodology (UVM)
- System Verilog Assertions

- SW simulation framework based on python scripts
- Parametric physics efficiency simulator with event generation
- Pixels hits ToT generation and functional architecture simulation testbench

System Verilog model description

- extensions to Verilog
- system-level design and verification

Automated verification: capability of predicting expected chip outputs

Two strategies:

- verification methodology (UVM)
- System Verilog Assertions

Verification is the most time-consuming part of the design !

Conclusion

- TIIX aims at combining the pixel front-end developed within TIIMM with a faster scalable matrix digital read-out
	- active pixel matrix is 128×128 pixels with a 41um pitch
	- the architecture should be scalable up to 512×512 pixels at the same pitch
- the proposed readout architecture uses a token passing mechanism along each column (column drain readout as in MONOPIX)
- TIIX pixel FE input dynamic is very large: a 10b ToT is used at chip level
	- the ToT information is not calculated inside the chip
	- the LE (leading edge) and TE (trailing edge) timestamps are serialized with 10b precision
- the timestamp clock frequency could be scaled down from 40MHz to 20MHz
- data are serialized via three LVDS links at a fixed 160Mbps speed

The design submission is currently scheduled for november 2024