



### Embedded Recurrent Neural Networks on FPGAs for Real-Time Computation of the Energy Deposited in the ATLAS Liquid Argon Calorimeter

GDR DI2I 26/06/2024

Georges Aad CPPM





# Introduction

- LHC upgrade during the long shutdown starting 2026 leading to the HL-LHC
  - Increase the instantaneous luminosity by a factor 5 to 7 with respect to the LHC design value
  - 140 to 200 simultaneous proton-proton collisions (pileup)
- ATLAS will be upgraded to cope with the HL-LHC conditions
  - $\circ$  Increase the level 1 trigger frequency from 100 kHz to 1 MHz
  - New readout electronics for the liquid argon calorimeter



# The ATLAS Liquid Argon Calorimeter

- Measures the energy of electromagnetically interacting particles mainly electrons and photons
- Trigger capabilities at the first level of triggering (implemented in hardware)
  - Fast processing of the data needed (at 40 MHz)



# LAr Phase-II Upgrade

#### • Full electronics of the readout path will be exchanged

- New on-detector electronics to digitize the signal at 40 MHz and send it to the backend
- New off-detector electronics to compute the energy at 40 MHz



# LASP Firmware

- LASP board containing 2 processing units based on INTEL FPGAs
  - Demonstrator board available with Stratix 10 FPGAs
  - Final board will be equipped with Agilex FPGAs
- One FPGA should process 384 channels
  - About 125 ns allocated latency for energy computation



Compute energy at 40 MHz Assign the energy to the correct bunch crossing (collision time)

# Energy reconstruction

- Legacy energy reconstruction using an optimal filtering algorithm with maximum finder (OFMax)
  - Optimal filtering to reconstruct the pulse and determine its amplitude ( $\infty$  energy)
  - Max finder to determine the correct time (bunch crossing)
- Not robust in case of distorted shapes due to pileup
  - Use NNs to recover performance at the HL-LHC





6

### Energy reconstruction with NNs

### Two neural networks types tested: Convolutional Neural Networks (CNNs) (Dresden) and Recursive Neural Networks (RNNs) (CPPM)

This talk will cover only RNNs

# **RNN** structure

- Sequence of RNN cells each taking as input an ADC sample at a given BCID
  - 4 samples on the pulse
  - N samples prior to the pulse to correct for pileup

#### • Two general parameters control network size

- Sequence length (number of samples)
- NN units (internal dimension of the NN cells)

### • Several cell structures tested

• Vanilla RNN, GRU, LSTM







<u>Sliding windows architecture</u> Computation on a moving slice (fixed intervals) Takes into account a limited set in the past (1 sample in the past for this example)

# **RNN** Performance

- Compare energy resolution between RNNs and OFMax
  - RNNs with increased size
  - Keep size under control to fit FPGAs
- Second peak in resolution due to overlapping events
- Use Std. Dev. as metric (although the shape is not very gaussian)



# **RNN** Performance

- Compare energy resolution between RNNs and OFMax
  - RNNs with increased size
  - Keep size under control to fit FPGAs
- Second peak in resolution due to overlapping events
- Use Std. Dev. as metric (although the shape is not very gaussian)



0.0045

0.004

0.0035

0.003

0.0025

0.002

0.0015

0.001

0.0005

Gap [BC]

# Performance as Function of Time Gap

- Energy resolution as function of the time gap between two pulses to isolate pileup effects
- Clear drop in OFMax performance when pulses overlap
  - $\circ~$  Time gap of less than  $\sim 20~BC$

Gap [BC]

- Erue> [GeV

- Neural networks recover the performance in this region
  - Strongly dependent on the number of samples used in the past (prior to the energy deposit)





Gap [BC]

Gap [BC]

# RNN Performance vs RNN Cell Type

- Checking performance of Vanilla-RNN, GRU and LSTM
  - Increased NN size by increasing sequence length and number of units
- Network size probed by number of multiplications (MAC units)
  - Dashed lines in the plots
- Vanilla-RNN can reach the same performance with much less required MACs
  - Best adapted to fit in FPGAs
  - However best performance still too big for FPGA (can fit NNs with O(1000) MACs)



# **RNN** latency



- Minimum achievable latency for Vanilla RNN estimated as function of the NN size
  - Additioning the number of clock cycles needed for fundamental blocks
- Two latencies are important:
  - Limiting latency: available time between 2 samples
  - Output latency: time to finish the computation after the last sample
- RNN cells with up to 100 units possible (latency is not the limiting factor at high frequency)





# Optimisation of computational resources



#### • Long sequences needed to efficiently correct for pileup

• Significant computational resources needed for RNN cells

#### • Replace RNN cells in the past by a dense layer

- Dense to correct to pileup, RNN to compute the amplitude
- Reduce the number of needed multiplications by a factor 4
  - For a network with dimension 30 and sequence length 20
- No effect on performance

#### • Reduce number of bits needed for arithmetic computation

- Replace floating point with fixed point operation
- Train the network directly with fixed point (QAT)
- Quantization aware training (QAT) can reduce the number of needed bits by a factor 2

Simulation of the energie resolution in firmware as function of the number of bits



# RNN performance (summary)

- Small RNNs (sequence length of 5 samples) can outperform OFMax overall
  - But not in all regions
  - Larger networks needed
- Several optimisation carried out to improve the performance
  - Keeping the network suitable for FPGA processing



# **Firmware Implementation**

- Implemented on Stratix 10 FPGA
  - Reference 1SG280HU1F50E2VG
  - Implementation on Agilex ongoing

- Challenges:
  - 384 channels per FPGA
  - 125 ns latency

- Preliminary implementation in HLS (High Level Synthesis) shows that LSTM is too large to fit
- Focus on Vanilla RNN
- Start with small RNN
  - 8 units and sequence length of 5
  - 89 parameters
  - 368 multiplications/accumulations (MAC) needed

LASP demonstrator board



# Implementation in HLS

#### • Optimisation needed to fit RNNs within resource and latency limitations

- Impossible to fit 384 RNN instenses in the FPGAs
- Need to serialize (time multiplexing)
- Need to go to high frequency (multiple of 40 MHz)

### • Optimisation of vector/matrix multiplications

- Most elementary operation inside neural networks
- Naive C++: let HLS do it all
- ACC37: Accumulate (sum) in DSPs by chaining them
- ACC19: Accumulate in general logic elements (ALUT)

Implementation		ALUTs	$\mathbf{FF}$	DSP
	C++ style	709	222	8
@100 MHz	ACC37	116	79	4
	ACC19	137	78	4

- Best strategy depends on frequency
  - Accumulate in DSP at low frequency
  - Accumulate in ALUT at high frequency
- Chaining DSPs at high frequency needs more logic than what is gained by performing sums inside DSPs

 $A.B = \begin{bmatrix} a_0 \\ a_1 \\ \vdots \\ a_8 \end{bmatrix} \cdot \begin{bmatrix} b_0 \\ b_1 \\ \vdots \\ b_8 \end{bmatrix} = \sum_{i=0}^7 a_i \cdot b_i$ 



# Rounding vs Truncation

- Compromise between resolution and resource usage and latency
  - Truncation of IO and Internal types leads to important reduction of latency with small impact on energy resolution
  - Weight type rounded in software
    - No impact on latency
- Use truncation in the firmware





# Implementation in VHDL

**HLS** placement



#### **VHDL** forced placement



19

- HLS did not allow to reach the target frequency and resource usage
  - Increase of the needed logic (per network) and the latency as we add networks to the FPGA
- Move to VHDL for the final fine tuning
- Force placement of the RNN components
  - Allow to better tackle timing violations and improve the maximum reachable latency (FMax)
- Use incremental compilation
  - Freeze networks with no timing violations and recompile only the rest

Optimized placement of RNN cells

First cells in the middle and connected to all cells (common computations done only in first cell)

Dense layer next to last cell



# **RNN firmware results**

\*based on experience with the phase-I upgrade

	N networks x multiplexing	ALM	DSP	FMax	latency
Target	384 channels	30%*	70%*	Multiplexing x 40 MHz	125 ns
"Naive" HLS	384x1	226%	529%	-	322 ns
HLS optimized	37x10	90%	100%	393 MHz	277 ns
VHDL optimized	28x14	18%	66%	561 MHz	116 ns

- HLS allows fast development and optimisation
  - However less control on hardware specific implementation
- VHDL is needed to fine tune the design and fit the LAr requirements
- Vanilla RNN firmware produced and fits the requirements
  - Better performance expected with the Agilex FPGA
- Firmware tested on the hardware (Stratix 10 DevKit)
  - Extracted results match bit-by-bit the firmware simulation
  - $\circ$  Firmware resolution < 0.1% as expected from simulation



# From single cell to the full detector

- Training 180000 NNs is not a raisonnable task
  - Not just CPU/GPU but also need to validate then
- Group cells with "similar" pulse shape into a single NN
  - Using t-SNE and DBSCAN
- Demonstrated that training on a cluster of cell retain the same performance as training on single cells
  - Reduce the number of needed NN to few hundreds



# Conclusions

- Neural networks can outperform the optimal filtering algorithm for the energy reconstruction in the ATLAS LAr Calorimeter
  - Particularly in the region with overlap between multiple pulses (high pileup)
- Several optimisations carried out to improve the RNN performance while keeping minimal resource usage
  - Assessing the improvement on object reconstruction (electrons, photons) is ongoing
  - Implementation in athena (ATLAS simulation and reconstruction software) in advanced stage
    - Using the clustering technique to group cells for the training
- Small Vanilla RNN implemented on Stratix 10 FPGAs
- HLS implementation allows very fast prototyping
  - Added support for both Vanilla RNNs and LSTMs on INTEL FPGAs to <u>HLS4ML</u>
  - HLS design did not fit the stringent resource and latency requirements
- Final implementation done in VHDL
  - Fits requirements and successfully tested on hardware
- Next steps is to implement larger networks in Agilex FPGAs

Backup



Hello. I make comics about work. Follow me on Instagram / Twitter / Facebook.

Work Chronicles workchronicles.com

### Energy reconstruction at the HL-LHC



m<sub>γγ</sub> [GeV]

# **RNN** structure

- Two architectures used
  - Single cell and Sliding windows
  - 4 samples corresponding to the signal pulse are use
    - + several in the past to correct for pileup
- Two types of RNNs
  - Vanilla RNN and LSTM

ADC(n+1)

ADC(n)

• Sliding window retained

Single cell architecture Continuous computation with a single cell Takes into account full past info (from the beginning of run)  $E_{T}(n-4)$  $E_{\rm T}(n-3)$  $E_{\mathrm{T}}(n+1)$  $E_{T}(n)$ Dense Dense Dense Dense RNN cell RNN cell RNN cel **RNN** cell

ADC(n + 4)

ADC(n+5)

Comput Softw Big Sci 5, 19 (2021)





Sliding windows architecture Computation on a moving slice of the data in fixed intervals Takes into account a limited set in the past (1 sample in the past in this talk) 25

## **RNN** configuration

**Table 2** Configurable key parameters of the single-cell and slidingwindow algorithms.

		Single-cell LSTM	Slidin LSTM	g-window Vanilla RNN
Time inference	Receptive Field	~	5	5
	Samples after deposit	5	4	4
RNN layer	Dimension	10	10	8
	Activation	tanh	tanh	ReLU
	Recurrent Activation	sigmoid	sigmoid	N/A
Dense layer	Dimension	1	1	1
	Activation	ReLU	ReLU	ReLU
Number of Parameters		491	491	89
MAC units		480	2360	368

# Computing the deposit time

- OFMax can also compute the time of the deposit
  - Phase with respect to the time of training
- Can be done easily with the NN by adding one additional neuron at the output for the time
  - Adds n MAC units (n is the internal dimension of the network)
- Achieved better resolution than OFMax
  - But degradation of the energy resolution observed



# Computing the deposit time

- OFMax can also compute the time of the deposit
  - Phase with respect to the time of training
- Can be done easily with the NN by adding one additional neuron at the output for the time
  - Adds n MAC units (n is the internal dimension of the network)
- Achieved better resolution than OFMax
  - But degradation of the energy resolution observed
  - Can be mitigated by weighting the loss function  $L = MSE(e) + w \cdot MSE(t)$



# From single cell to the full detector

- Training 180000 NNs is not a raisonnable task
  - Not just CPU/GPU but also need to validate then
- Group cells with "similar" pulse shape into a single NN
- Cells are grouped using an unsupervised clustering method
  - t-SNE to reduce the dimensionality: from n samples of the pulse to 2 dimensions
  - DBSCAN to cluster in two dimensions



# From single cell to the full detector

- Clusters manage to catch the geometric symmetries in the detector
  - Symmetry in phi
  - Changing cell size (capacitance) and thus pulse shape in eta
- Confirmed clustering does not degrade RNN performance
  - Same resolution training on cells from the same clusters
  - Dramatic degradation of resolution if training on a random cell outside the cluster
    - Training on all clusters at once does not recover the performance



## Dot product implementations

```
Naive C++ implementation
for (int i=0; i < 8; i++){</pre>
  acc += a[i] * b[i];
}
                                 ACC37 implementation
for (int i=0; i < 4; i++){
  tmp[i] = a[i]*b[i] + a[7-i]*b[7-i];
}
for (int i=0; i < 4; i++){
  acc += tmp[i];
ł
                                            ACC19 implementation
for (int i=0; i < 4; i++){
  tmp[i] = hls_fpga_reg(a[i]*b[i] + a[7-i]*b[7-i]);
}
for (int i=0; i < 4; i++){
  acc += tmp[i];
}
```

## Stratix10 DSP



# Testing on hardware

- VHDL implementation tested on Startix 10 DevKit Test firmware to inject input and weights and colle
  - Data extraction using a JTAG-UART connection 0
- Data match firmware simulation bit-by-bit

Inputs and Weights

Firmware resolution < 0.1% as expected from simulat



