

Enhancing Sensor Readout Efficiency: Innovations and Challenges

IXEL

G.W. DEPARTMENT

 106

2024

■ problem known since ALOHA by ChatGPT

Al-generated image 1-to-1 connections \Rightarrow impossibility of routing

- \star 1-to-1 \Rightarrow no conflicts on links
- an only be applied (almost) in specific case

3

AI-generated image by ChatGPT

- no pixel above was not first to talk?
- no pixel below is already talking?
- I start talking and tell all pixels above that I'm talking!
- It should prevent talking simultaneously, but information has some latency, and CKs are not the same in all pixels

neighbors' states awareness, who is first? Inspired by: "X-ray Detectors for LCLS-II with real-time information extraction: the SparkPix 4

real-time information extraction: the SparkPix family", L. Rota, 24th iWoRiD

every pixel has Al-generated image different clock

pixel address
& time event driven RO $\overline{}$ **Den** $\begin{array}{c}\n\stackrel{\scriptstyle\longrightarrow}{\longrightarrow} 100MHz \\
\hline\n\stackrel{\scriptstyle\longrightarrow}{\longrightarrow} 100kE\n\end{array}$ Δt element ω <u>bias</u> $\frac{\blacksquare}{\blacksquare}$ event driven read_rq Ω priority encoder \blacksquare readout interface 1000 wires \Box $\frac{1}{10}$ and define the cannot assure
 $\frac{1}{10}$ bias
 $\frac{1}{10}$ bias read aco where is the edge? coincidence circuit and 1000 to 10 encoder # inverters 10bits 00MHz clock 00MHz clock isochronicity of clocks

280.00 mm

 distribution of reference clock for in-pixel TDCs is OK as delays can be calibrated out,

but wrongly resolved concurrency leads to corrupted data

5

more activity Al-generated image \Rightarrow more dissipated heat and more interferences Brookhaven⁻ **National Laboratory**

Readout Chips", PhD thesis 2015

6

2 Steps in Data Flow

AI-generated image by ChatGPT

two steps:

- get data from pixels to periphery (buffers)
- organize output awating trigger arrival

focus on extracting data from within pixel matrix to peripherals

HARP : schematic overview

Design with Selected Readout Platform

common approach of building

- **super pixel 2×4, 4×4 and 4×4**
- **analog islands encircled by logic.**

Digital pixel front-end

Bump pads

logic (arbitration tree) placed in space between channel cores (e.g. AFE)

and T. Poikela "Readout Architecture for Hybrid Pixel Readout Chips", PhD thesis 2015

Summary of Solutions - 1

FRAME UT

Frame-less POLLING (DATA-DRIVEN):

- typically circulating token(s) queries each pixel's state for data to transmit
- unnecessary transfers removed,
- varrying latency or dead time introduced (propagation of token)
- continuos activity (token and strobes need to be cont. repeated)

Frame-readout:

- all pixels are read out sequentially
- predefined order of data retrieval
- large amounts of dubious information
- no timing from readout

Brookhaven **National Laboratory**

FRAME LESS Sparsified

FRAME - BASED

Frame-less EVENT-DRIVEN:

- pixels independently signal themselves for readout
- unnecessary transfers removed,
- fixed or no latency or dead time
- ZERO activity until anything to read
- automated CAD/EDA circuital implementation possible

Frame-based sparsified:

- snapshot taken first
- static arbitration predefined order
- pixels fished out with:
	- priority encoder
	- ***** token passing
- zero-supressed
- no timing from readout

Summary of Solution - 2

Frame readout

typically snaky style – shift registers:

- data out (typically count values in SPC mode)
- data in (configuration)
- data accumulated during exposure window moves a long shift registers
- often shift registers are reconfigured counters for real estate efficiency
- many detectors developed for Photon Science operating in SPC mode
- very simple \Rightarrow will not spend time on this type

\blacktriangleright threshold for using is occupancy

Summary of Solution - 3

Comparison

sparsified / address event encoding

Frame- Less Polling Event-Driven

Arbitration methods

Static Arbitration:

with combinational logic (priority encoder / token passing)

- * state of matrix snapshot before readout to prevent corruption if requests with higher priority arrive
- data sent in packages (with period of snapshotting clock)

 \blacksquare limited capacity and resolution

Dynamic Arbitration:

true event-driven with sequential logic (queuing with memory elements)

- arbiter cell stops and queues requests clearing them one by one
- data points sent one by one (time resolution depends event rate)

Arbitration methods - examples

Brookhaven⁻ P. Fischer, Nuclear Instruments and Methods in Physics Research A 461 (2001) 499–504 P. Yang et al., Nuclear Instruments and Methods in Physics Research A 785, pp. 61–69, 2015 **National Laboratory** G.W.Deptuch, https://lss.fnal.gov/archive/test-tm/2000/fermilab-tm-2709-ppd.pdf

Q

T Poikela et al 2014 JINST 9 C01007 14

Dynamic Arbitration: GALS \bigcirc **LAGS - 1**

FIGURE 1 Processor (P)Storage (S) Crosspoint Structure.

n arbiter is a mechanism that governs the sharing of a resource among a number of processes. An everyday example is a stoplight at an intersection. It is intended to allow the street crossing to be shared safely between two traffic flows. The traffic-actuated type of stoplight is considered to be superior to the clock-cycled type, because it does a better job of keeping the resource (the street crossing) active and the traffic flowing. Using a mechanism that allocates the resource dynamically in response to the demand achieves a better use of the resource.

One of the most common examples of arbitration in digital systems is the sharing of the main (randomaccess) storage of a computer system amongst a number of processors-instruction processors, peripheral processors, data channels, and so forth. Figure 1 shows a crosspoint structure that allows multiple processors to make concurrent accesses to main storage distributed across several independent boxes. The systems within the dashed lines are multiport stores, each of which

FIGURE 2 Symbol for Self-Timed Arbiter.

covers a different range of addresses and can operat independently of the other storage boxes.

One might think of processors as placing an addres and a request for a storage cycle on the (horizontal paths that thread through the storage boxes. Eacl storage box can detect the request and whether the address is one of its own. If more than one reques appears on a storage box's ports, how does the store determine which request to service next?

The required arbitration is sometimes accomplished by a fixed allocation of the store to different processor: on different periodically repeated time slots. This approach is not unlike the clock-cycled stoplight, and is guaranteed to leave a lot of bus and storage cycles unused unless the load is perfectly balanced. Dynamic allocation of time slots that are fixed within a synchronous communication discipline is workable scheme whose implementation is straightforward. The only disadvantages of this scheme are the usual problems inherent to synchronous systems in (1) clock distribution and (2)

10 LAMBDA First Quarter 1980

functionally, Seitz's arbiters are metastability filters

"ghost paper" everyone cites it, but nobody can see it if someone is interested: ^I can send ^a copy of this paper!

15

Dynamic Arbitration: GALS \bigcirc **LAGS - 2**

D.M. Chapiro, PhD thesis, https://apps.dtic.mil/sti/pdfs/ADA154624.pdf

- in inter-processor networks (CALTECH), sources are synchronous and acquisition is asynchronous (Global Asynchronous – Local Synchronous)
- arbiters with Mueller-C gates, where:
	- access granted can only be canceled by source, and
	- communication with source is impossible after Mueller-C gate is set
- each source has to $\mathfrak G$ its access to medium

but pixel systems are LAGS!!

Park, Jongkil, PhD thesis, https://escholarship.org/uc/item/0sc4s9v7 Shih-Chii Liu, et al, "Event-Based Neuromorphic Systems", Wiley 2015

 \blacksquare memory is needed to avoid switching \blacksquare

Dynamic Arbitration: GALS \bigcirc **LAGS - 3**

■ once the C-gate is set, both inputs must deactivate, but interaction with other side is blocked

Park, Jongkil, PhD thesis, https://escholarship.org/uc/item/0sc4s9v7

who was first? (glitch-less)

Who is first, req or ack? (req blocked if ack high first)

- req goes up if any req passed through (@ ack low)
- if req passed though any ack change will pass down!
- this arbiter disallows any rq1 rq2 grappling (gone + appear again, faster than deactivation of ack, etc)
- \blacksquare interaction with other side is unblocked \blacksquare

Non-Greedy and Greedy Arbitration

search for a new data source always resets randomizes/democratizes data retrieval but disrupts geometrical associations

search favors the same or neighboring source may show preference for certain part of detector where rates of requests are higher due to e.g. noise

preference? not clear ¹⁸

N. Bingham and R. Manohar, in IEEE Trans. on Circuits and Systems I: Regular Papers, vol. 67, no. 12, pp. 4960-4969, Dec. 2020, doi: 10.1109/TCSI.2020.3011552.

handling of requests and responding with acknowledges

MIAVEN

Adonal Laboratory

ack5 \Box $rq5$ D rq6 ack6 $ackn-1$ $\qquad \qquad$

rqn-1 \Box

 \subset

rqn ackn

fastest, selective, dead-timeless readout

- without snapshotting in readout frames;
	- Energy-efficient \triangleq no clock, no strobes distributed to other but being read out pixel;
	- **N**o:
		- built-in geo-priority;
		- timing circuitry in pixels (not like GALS);
	- Possible multi-access to single pixel per single read request \rightarrow data extracted in phases
	- Automatic synchronization with data acquisition (LAGS)

Greedy EDWARD

handling of requests and responding with acknowledges

 $ack 5$ \Box $rq5$ \Box \Box $rq6$ ack6 $ackn-1$ rqn-1 \Box dVen unal Laboratory rqn ackn $\sqrt{ }$

fastest, selective, dead-timeless readout

- Energy-efficient \triangleleft no clock, no strobes distributed to other but being read out pixel;
	- **N**o:
		- built-in geo-priority;
		- timing circuitry in pixels (not like GALS);
	- Possible multi-access to single pixel per single read request \rightarrow data extracted in phases
	- Automatic synchronization with data acquisition (LAGS)

Data Flow in Non-Greedy EDWARD

 \blacktriangleright data can flow without any dead time \blacktriangleleft

Readout in Non-Greedy EDWARD

Time Instead Voltage/Current -1

L. Cecconi et al 2023 JINST 18 C02025 G. Aglieri Rinella, et al., Nuclear Instruments and Methods in Physics Research A 1056 (2023) 168589

reading using a single line, relying on the time interval between pulses and the position of the pixel being read

Time Instead Voltage/Current -2

challenge of method:

- dependence of propagation speeds of pulses on power supplies and biases
- dependence on production process variations and measurement conditions
- dependence on temperature
- how to provide continuous calibration?
- time measurement needed to decode positions
- CAD/EDA tools do not provide equivalence of STA (time enclosure) for time-domain circuit design

perspective and inspirational!

Intrinsic Timing Resolution EDWARD

Future?

National Laboratory

 \rightarrow you \rightarrow , work with us!

light output

Summary

- Optimizing Readout of segmented radiation detectors:
	- Goal: data integrity at minimal resource overhead
	- Challenges: balancing speed and power consumption
	- Focus: efficient data acquisition for radiation detectors
- Evolutionary path for zero-suppressed readouts from:
	- X-Y coordinate signaling
	- covering large areas token passing
	- static arbitration
	- data polling

to event-driven no clock/strobe distributed/broadcasted and total silence before request

- voltage domain (EDWARD)
	- RTL code for implementation parameterized and scalable including individual pixel configuration available upon request to accelerate design
- time domain (DPTS)
	- very compact implementation
	- challenging calibration

Acknowledgements

- **Thanks to all who provide information to put together my presentation**
- **This work has been authored by employees of Brookhaven Science Associates, LLC under Contract No. DE-SC0012704 with the U.S. Department of Energy.**
- **Development of EDWARD directly or indirectly has been supported by:**
	- BESBGR 456165021
	- NASA Grant NNX16AC42G
	- LDRD-A 21-020, LDRD-A 24-054, B&R Code: YN0100000
	- DOE Office of Science, DE-SC0012704, KA2501032/FWP# PO024
	- TM 24-01 ATRO/10 FY24TMALG

