

# Enhancing Sensor Readout Efficiency: Innovations and Challenges



PIXEL 2024

18 - 22 NOV 2024

STRASBOURG, FRANCE




@BrookhavenLab

# Problem Definition - 1




Efficient pixel detector readout requires harmonizing message polyphony, allowing only one source to communicate clearly at a time without overlapping others, ensuring comprehension

# Problem Definition - 2




AI-generated image by ChatGPT

**1-to-1 connections** ⇒  
**impossibility of routing**



► **interconnects** ◄




- **1-to-1** ⇒ **no conflicts on links**
- **an only be applied (almost) in specific case**

# Problem Definition - 3



AI-generated image by ChatGPT



- tell all pixels below that I want to talk (output data)
- no pixel above was not first to talk?
- no pixel below is already talking?
- I start talking and tell all pixels above that I'm talking!
- It should prevent talking simultaneously, but information has some latency, and **CKs are not the same in all pixels**

➤ neighbors' states awareness, who is first? ◀


Inspired by: "X-ray Detectors for LCLS-II with real-time information extraction: the SparkPix family", L. Rota, 24<sup>th</sup> iWoRiD

# Problem Definition - 4



every pixel has different clock

AI-generated image by ChatGPT



- H-tree cannot assure isochronicity of clocks
- distribution of reference clock for in-pixel TDCs is OK as delays can be calibrated out,
- but wrongly resolved concurrency leads to corrupted data

➡ time awareness ◀


# Problem Definition - 5




more activity

AI-generated image by ChatGPT

⇒ more dissipated heat and more interferences



- ▶ clocks, tokens, strobes etc., reaching all pixels:
  - ▶ need charging discharging of capacitances;
  - ▶ causes interferences (and 3D-IC is not always available)



▶ power and interferences ◀

# From the Past - 1

## DELPHI PIXEL DETECTOR MODULE


16 electronic chips bump-bonded on  
1 large detector plaquette (9 cm )<sup>2</sup>



AI-generated image  
by ChatGPT


pixel detector readout,  
with two-dimensional  
X-Y signaling and scanning  
sparse data scan  
(with added feature of  
analog readout)

**2D ambiguity**



19 modules / half layer

total = 8 x 19 modules  
= 1300 cm<sup>2</sup>  
= 1 million of pixels



# 2 Steps in Data Flow




AI-generated image  
by ChatGPT

two steps:

- ▶ get data from pixels to periphery (buffers)
- ▶ organize output awaiting trigger arrival


focus on extracting data from  
within pixel matrix to peripherals

## HARP : schematic overview








# Design with Selected Readout Platform



common approach of building

- ▶ super pixel 2×4, 4×4 and 4×4
- ▶ analog islands encircled by logic.

- Digital pixel front-end
- Analog pixel front-end
- Bump pads




# Summary of Solutions - 1

## Frame-less POLLING (DATA-DRIVEN):

- ▶ typically circulating token(s) queries each pixel's state for data to transmit
- ▶ unnecessary transfers removed,
- ▶ varying latency or dead time introduced (propagation of token)
- ▶ continuous activity (token and strobes need to be cont. repeated)

## Frame-readout:

- ▶ all pixels are read out sequentially
- ▶ predefined order of data retrieval
- ▶ large amounts of dubious information
- ▶ no timing from readout




## Frame-less EVENT-DRIVEN:

- ▶ pixels independently signal themselves for readout
- ▶ unnecessary transfers removed,
- ▶ fixed or no latency or dead time
- ▶ ZERO activity until anything to read
- ▶ automated CAD/EDA circuitual implementation possible

## Frame-based sparsified:

- ▶ snapshot taken first
- ▶ static arbitration – predefined order
- ▶ pixels fished out with:
  - ▶ priority encoder
  - ▶ token passing
- ▶ zero-suppressed
- ▶ no timing from readout

# Summary of Solution - 2



## Frame readout


typically snaky style – shift registers:

- ▶ data out (typically count values in SPC mode)
- ▶ data in (configuration)
- ▶ data accumulated during exposure window moves a long shift registers
- ▶ often shift registers are reconfigured counters for real estate efficiency
- ▶ many detectors developed for Photon Science operating in SPC mode
- ▶ very simple ⇒ will not spend time on this type

▶ threshold for using is occupancy ◀

# Summary of Solution - 3

## Comparison




# Arbitration methods

## Static Arbitration:

with combinational logic  
(priority encoder / token passing)

- ▶ state of matrix snapshot before readout to prevent corruption if requests with higher priority arrive
- ▶ data sent in packages (with period of snapshotting clock)




▶ limited capacity and resolution ◀

## Dynamic Arbitration:


true event-driven with sequential logic  
(queuing with memory elements)

- ▶ arbiter cell stops and queues requests clearing them one by one
- ▶ data points sent one by one (time resolution depends event rate)




▶ maximum capacity and resolution ◀


# Arbitration methods - examples




## Token Passing - Timepix



ALICE  
ITS



# Dynamic Arbitration: GALs → LAGS - 1



## IDEAS ABOUT ARBITERS

Charles L. Seitz




FIGURE 1 Processor (P) Storage (S) Crosspoint Structure.




FIGURE 2 Symbol for Self-Timed Arbitrer.


An arbiter is a mechanism that governs the sharing of a resource among a number of processes. An everyday example is a stoplight at an intersection. It is intended to allow the street crossing to be shared safely between two traffic flows. The traffic-actuated type of stoplight is considered to be superior to the clock-cycled type, because it does a better job of keeping the resource (the street crossing) active and the traffic flowing. Using a mechanism that allocates the resource dynamically in response to the demand achieves a better use of the resource.

One of the most common examples of arbitration in digital systems is the sharing of the main (random-access) storage of a computer system amongst a number of processors—instruction processors, peripheral processors, data channels, and so forth. Figure 1 shows a crosspoint structure that allows multiple processors to make concurrent accesses to main storage distributed across several independent boxes. The systems within the dashed lines are multiport stores, each of which



covers a different range of addresses and can operate independently of the other storage boxes.

One might think of processors as placing an address and a request for a storage cycle on the (horizontal) paths that thread through the storage boxes. Each storage box can detect the request and whether the address is one of its own. If more than one request appears on a storage box's ports, how does the store determine which request to service next?


The required arbitration is sometimes accomplished by a fixed allocation of the store to different processors on different periodically repeated time slots. This approach is not unlike the clock-cycled stoplight, and it is guaranteed to leave a lot of bus and storage cycles unused unless the load is perfectly balanced. Dynamic allocation of time slots that are fixed within a synchronous communication discipline is a workable scheme whose implementation is straightforward. The only disadvantages of this scheme are the usual problems inherent to synchronous systems in (1) clock distribution and (2)



Seitz's arbiter (N)



Seitz's arbiter (P)



functionally,  
Seitz's arbiters are  
metastability filters


i1	i2	o'1	o'2	o1	o2
0	0	1	1	0	0
0	1	1	0	0	1
1	0	0	1	1	0
1	1	previous		previous	

"ghost paper" everyone cites it, but nobody can see it




if someone is interested: I can send a copy of this paper!

# Dynamic Arbitration: GALs $\Rightarrow$ LAGS - 2



D.M. Chapiro, PhD thesis,  
<https://apps.dtic.mil/sti/pdfs/ADA154624.pdf>

- ▶ in inter-processor networks (CALTECH), sources are synchronous and acquisition is asynchronous (Global Asynchronous – Local Synchronous)
- ▶ arbiters with Mueller-C gates, where:
  - ▶ access granted can only be canceled by source, and
  - ▶ communication with source is impossible after Mueller-C gate is set
- ▶ each source has to  its access to medium




▶ but pixel systems are LAGS!!

▶ memory is needed to avoid switching ◀


Park, Jongkil, PhD thesis,  
<https://escholarship.org/uc/item/0sc4s9v7>  
Shih-Chii Liu, et al, "Event-Based Neuromorphic Systems", Wiley 2015




# Dynamic Arbitration: GALs $\Rightarrow$ LAGS - 3



A	B	Y
0	0	0
0	1	NO CHANGE
1	0	NO CHANGE
1	1	1




once the C-gate is set, both inputs must deactivate, but interaction with other side is blocked



- who was first? (glitch-less)
  - Who is first, req or ack? (req blocked if ack high first)
  - req goes up if any req passed through (@ ack low)
  - if req passed though any ack change will pass down!
  - this arbiter disallows any rq1 - rq2 grappling (gone + appear again, faster than deactivation of ack, etc )
- interaction with other side is unblocked

# Non-Greedy and Greedy Arbitration




search for a new data source always resets  
randomizes/democratizes data retrieval but  
disrupts geometrical associations

search favors the same or neighboring source  
may show preference for certain part of detector  
where rates of requests are higher due to e.g. noise

► preference? not clear ◀

# Non-Greedy EDWARD



NON-GREEDY ARBITRATION

EDWARD


=

Event Driven with Access and Reset Decoder

This "clock" does not propagate unless there is read request and It is routed only to pixel with read request



handling of requests and responding with acknowledges




fastest, selective, dead-timeless readout

## Features:

- **Event-driven** → hits extracted from matrix of pixels on the fly, without snapshotting in readout frames;
- **Energy-efficient** ← no clock, no strobes distributed to other but being read out pixel;
- **No:**
  - built-in geo-priority;
  - timing circuitry in pixels (not like GALS);
- Possible multi-access to single pixel per single read request → data extracted in phases
- Automatic synchronization with data acquisition (LAGS)


# Greedy EDWARD





GREEDY ARBITRATION (I)

**EDWARD** =

**Event Driven with Access and Reset Decoder**



handling of requests and responding with acknowledges




fastest, selective, dead-timeless readout

## Features:


- **Event-driven** → hits extracted from matrix of pixels on the fly, without snapshotting in readout frames;
- **Energy-efficient** ← no clock, no strobes distributed to other but being read out pixel;
- **No:**
  - built-in geo-priority;
  - timing circuitry in pixels (not like GALS);
- Possible multi-access to single pixel per single read request → data extracted in phases
- **Automatic synchronization with data acquisition (LAGS)**




# Data Flow in Non-Greedy EDWARD






# Readout in Non-Greedy EDWARD




# Time Instead Voltage/Current -1




AI-generated image by ChatGPT



Repeats after ToT



(b) GID delay chain



reading using a single line, relying on the time interval between pulses and the position of the pixel being read


L. Cecconi et al 2023 JINST 18 C02025  
G. Aglieri Rinella, et al., Nuclear Instruments and Methods in Physics Research A 1056 (2023) 168589

# Time Instead Voltage/Current -2

challenge of method:

- ▶ dependence of propagation speeds of pulses on power supplies and biases
- ▶ dependence on production process variations and measurement conditions
- ▶ dependence on temperature
- ▶ how to provide continuous calibration?
- ▶ time measurement needed to decode positions
- ▶ CAD/EDA tools do not provide equivalence of STA (time enclosure) for time-domain circuit design

perspective and  
inspirational!










# Intrinsic Timing Resolution

Density histogram of readout delay

$\times 10^6$  for particle flux =  $5.8 \text{ MHz/cm}^2$  ( $\lambda = 2.52 \text{ MHz}$ ) and  $f_{acki} = 10 \text{ MHz}$




► simulation of queueing ◀




► measurements of matrixed Poissonian generators read event-driven ◀

# Future?



AI-generated image by ChatGPT

... and there was light...  
Genesis 1:3



optical MAPS

# Summary

- **Optimizing Readout of segmented radiation detectors:**
  - **Goal:** data integrity at minimal resource overhead
  - **Challenges:** balancing speed and power consumption
  - **Focus:** efficient data acquisition for radiation detectors
- **Evolutionary path for zero-suppressed readouts**

**from:**

- **X-Y coordinate signaling**
- **covering large areas token passing**
- **static arbitration**
- **data polling**

**to event-driven no clock/strobe distributed/broadcasted and total silence before request**

- **voltage domain (EDWARD)**
  - ↳ **RTL code for implementation parameterized and scalable including individual pixel configuration available upon request to accelerate design**
- **time domain (DPTS)**
  - ↳ **very compact implementation**
  - ↳ **challenging calibration**

# Acknowledgements

- Thanks to all who provide information to put together my presentation
- This work has been authored by employees of Brookhaven Science Associates, LLC under Contract No. DE-SC0012704 with the U.S. Department of Energy.
- Development of EDWARD directly or indirectly has been supported by:
  - BES B&R 456165021
  - NASA Grant NNX16AC42G
  - LDRD-A 21-020, LDRD-A 24-054, B&R Code: YN0100000
  - DOE Office of Science, DE-SC0012704, KA2501032/FWP# P0024
  - TM24-01 ATRQ/IO - FY24TMAUG