

Suitability of a 65 nm CMOS imaging process to reach the position resolution required by a vertex detector at FCCee

J. Andrea^d, H. Baba^c, J. Baudot^d, A. Besson^d, S. Bugiel^d, T. Chujo^e, C. Colledani^d, A. Dorokhov^d, Z. El Bitar^d, M. Goffe^d, T. Gunji^c, C. Hu-Guo^d, A. Ilg^b, K. Jaaskelainen^d, T. Katsuno^f, A. Kluge^g, A. Kumar^d, A. Lorenzetti^b, A. Macchiolo^b, M. Mager^g, J. Park^e, E. Ploerer^{a,b}, F. Reidt^g, G. Sadowski^d, S. Sakai^e, S. Senyukov^d, H. Shamas^d, D. Shibata^e, W. Snoeys^g, P. Stanek^h, M. Suljic^g, L. Tomasez^h, I. Valin^d, Y. Wu^d, Y. Yamaguchi^f

a Vrije Universiteit Brussel, 1050 Brussels, Belgium

b University of Zurich, 8057 Zurich, Switzerland

c University of Tokyo, Tokyo 113-8654, Japan



d Université. de Strasbourg, CNRS, IPHC UMR 7178, F-67000 Strasbourg, France

e University of Tsukuba, Tsukuba, Ibaraki 305-8577, Japan

f Hiroshima University, Higashi-Hiroshima 739-8526, Japan

g CERN, CH-1211 Geneva 23, Switzerland

h Czech Technical University in Prague, 160 00 Prague, Czech Republic



ALICE





筑波大学
University of Tsukuba




TPSco 65 nm: Benefits and Specificities

- **Benefits: 65 nm vs 180 nm**
 - Better spatial resolution due to smaller feature size
 - Larger wafers: 300 mm vs 200 mm => final sensor: 27x9 cm²
 - Lower power supply: 1.2 V vs 1.8 V => Low power consumption
 - Lower material budget: thinner sensitive layer (~ 10 μm)
- Provides 2D stitching
- 7 metal layers
- **Process modifications for full depletion:**
 - Standard (no modifications)
 - Modified (low dose n-type implant)
 - Modified with gap (low dose n-type implant with gaps)



<https://doi.org/10.1016/j.nima.2017.07.046>



<https://iopscience.iop.org/article/10.1088/1748-0221/14/05/C05013>

ALICE DETECTOR LS3 UPGRADE: ITS2 (180 nm) → ITS3 (65 nm)

[R. Ricci, PSD 2023](#)

ITS2:




([S.Beolé, iWoRiD 2022](#))

- 7 layers of MAPS
- TJ 180 nm CMOS
- 12.5 Giga pixels
- Pixel size: $27 \times 29 \mu\text{m}^2$
- Water cooling
- **0.3 % X_0 / inner layer**

ITS3

([M. Šuljić, iWoRiD 2023](#))

- 4 outer layers of ITS2
- 3 new fully cylindrical inner layers
 - Sensor size up to $27 \times 9 \text{ cm}$
 - Thickness $\leq 50 \mu\text{m}$
 - No FPCs
 - Air cooling in active area
- **0.05 % X_0 / inner layer**




ALICE – general purpose detector at LHC:



- Tracking (100 MeV/c – 100 GeV/c)
- Particle identification: π , K, p, e (0.1 – 50 GeV/c)

First test submission : MLR1

- Submitted in December 2020
- Main goals:
 - Learn technology features
 - Characterize charge collection
 - Validate radiation tolerance
- Each reticle ($12 \times 16 \text{ mm}^2$):
 - 10 transistor test structures ($3 \times 1.5 \text{ mm}^2$)
 - 60 chips ($1.5 \times 1.5 \text{ mm}^2$)
 - Analogue blocks
 - Digital blocks
 - **Pixel prototype chips: APTS, CE65, DPTS**




- 2 matrix sizes
 - 64×32 with 15 μm pitch
 - 48×32 matrix with 25 μm pitch
- Rolling shutter readout (50 μs integration time)
- 3 in-pixel architectures:
 - AC-coupled amplifier
 - DC-coupled amplifier
 - Source follower
- 4 chip variants:
 - **Standard process 15 μm pitch**
 - Modified process 15 μm pitch
 - **Modified process with gaps 15 μm pitch**
 - Standard process 25 μm pitch
- Fabrication in September 2021
- Presented results from CERN PS beam test : May 2022




CE-65 nm variants: pixel pitch and process


Variant	Process	Pitch	Matrix	Sub-matrix
CE65-A	std	15 μ m	64 \times 32	AC/21, DC/21, SF/22
CE65-B	mod_gap	15 μ m	64 \times 32	AC/21, DC/21, SF/22
CE65-C	mod	15 μ m	64 \times 32	AC/21, DC/21, SF/22
CE65-D	std	25 μ m	48 \times 32	AC/16, DC/16, SF/16




Prevent circuitry's nwells from collecting charge



To obtain a full depletion



To overcome the weak electric field near the edges



Beam Test Setup

Telescope:

Reference Arms : 4 ALPIDE planes for track reconstruction

DUT : CE65

TRG : DPTS

Test beam:

May 2022 at CERN-PS

Support provided by Alice Collaboration

4 frames for
each event




Pedestal map
Noise map

Calibration file

Data acquisition:
EUDAQ2
Event reconstruction algorithm
and data analysis framework:
Corryvreckan




Noise run-Beam run:
correlated double sampling
method (**CDS**)



Pixel size impact




- Cluster charge: Charge collected over the total 3x3 pixels cluster
- Seed Charge: Charge collected in the seed pixel

The closest is the peak to the Maximum Probability Value, the less is the charge-sharing







- Charge sharing is large in pixel (25 um) compared to pixel (15 um)
- Diffusion dominates over depletion

Process modification impact




For a pitch of 15 μ m, the charge sharing is more important in the standard process than the mod-gap process

Process modification: charge sharing





Charge sharing (std) > Charge sharing (mod)



Process modification: spatial resolution



The residual in the standard process is reduced compared to mod-gap process



- AC-coupled
- Three processes (STD, GAP, BLANKET)
- Three pixel pitch values (15 μm , 18 μm , 22.5 μm)
- Pixel arrangement



Spatial resolution: summary

PCB	Geo	Process	Pitch(um)	HV(V)	Sp. Res.(um) (telescope resolution subtracted)
10	SQ	GAP	22.5	10	~5.1
02	SQ	GAP	18	10	~4.1
19	SQ	GAP	15	10	~3.2
18	SQ	STD	22.5	10	~2.4
23	SQ	STD	18	10	~1.8
06	SQ	STD	15	10	~1.3

Telescope resolution: **~2.1um** (Calculated from <https://mmager.web.cern.ch/telescope/tracking.html>)



What is required from a sensor?

- Fast Readout → Digital Readout
- Low spatial resolution → Analog Output
- Radiation tolerance...
- etc

Is there any trade-off that preserves the spatial resolution without sacrificing the readout speed?

What if we use two bits for digitization, three or maybe four instead of 1 bit?

Digitization* : seed pixel signal – 2 bits examples





Two important parameters :

- Threshold value
- Bit Size

*PhD Gaëlle SADOWSKI



Digitization*: the impact of the number of bits on the position residuals



analog → red fit, 1 bit → purple fit, 2 bit → green fit

*PhD Gaëlle SADOWSKI



Digitization*: effect of Nbits



- Restauration of analog sigma value of analog readout with 2 bits
- Should improve and get closer to analog value for high number of digitization bits
- We need to investigate the impact of the threshold value and the choice of the bin size

*PhD Gaëlle SADOWSKI

Digitization: Effect of threshold value on the position residuals



*PhD Gaëlle SADOWSKI

- 65 nm Technology is being scrutinized
 - ✓ Impact of pixel pitch
 - ✓ Impact of the process (std, gap, ...)
 - ✓ Impact of pixel geometry
- Digitization is in progress

Thanks for your attention