



# Upgrade of the Belle II Vertex Detector with depleted monolithic active pixel sensors

**Alice Gabrielli on behalf of the Belle II VTX collaboration**



Eleventh International Workshop on Semiconductor Pixel  
Detectors for Particles and Imaging

**November 21st 2024**



# Belle II experiment at SuperKEKB

- Belle II searches for new physics beyond standard model at luminosity frontier
- SuperKEKB collider: asymmetric  $e^+e^-$  collisions at  $\Upsilon(4S)$  resonance at 10.58 GeV  
 $\Rightarrow$  aims at reaching higher luminosity but with challenging background conditions




**Achieved**

$$\mathcal{L} = 4.7 \times 10^{34} \text{cm}^{-2}\text{s}^{-1}$$

$$\int \mathcal{L} dt = 530 \text{fb}^{-1}$$

**Target**

$$\mathcal{L} = 6 \times 10^{35} \text{cm}^{-2}\text{s}^{-1}$$

$$\int \mathcal{L} dt = 50 \text{ab}^{-1}$$


$\Rightarrow$  Require an upgrade of accelerator complex to reach the target luminosity, which may include a major redesign of the Interaction Region (IR)

# The current Vertex Detector (VXD)


⇒ 2 inner layers of **Pixel Detector (PXD)** → *talk* by F. Becherer

- ▶ DEPFET pixel thin sensors ( $75\ \mu\text{m}$ ) &  $N_2+CO_2$  cooling →  $0.25\% X_0/\text{layer}$
- ▶ Small pitch of  $50\text{-}70\ \mu\text{m}$  but long integration time of  $20\ \mu\text{s}$
- ▶ Occupancy limit 3%
- ▶ Cannot contribute to track findings

⇒ 4 layers of **Silicon Vertex Detector (SVD)**

- ▶ Double-sided strip  $300\ \mu\text{m}$  thick & 2-phase  $CO_2$  cooling →  $0.75\% X_0/\text{layer}$
- ▶ Excellent time resolution of 3 ns but strip length up to 12 cm
- ▶ Occupancy limit 6%, using hit-time for BG rejection
- ▶ Trigger latency limited to  $5\ \mu\text{s}$  by readout

⇒ *Total material budget of  $3.5\% X_0$*




**Excellent performance for current occupancy <math><1\%</math>**

# Upgrade of the Belle II VXD

## Motivations for the upgrade

- Large uncertainty on background extrapolation at target luminosity and with a possible upgrade of the IR: 3 possible background scenarios [ref. CDR]
- Limited safety margin and performance degradation in high background scenario.
  - PXD layer1: up to 2% occupancy ( $32 \text{ MHz/cm}^2$ )
  - SVD layer 3 up to 9% occupancy ( $9 \text{ MHz/cm}^2$ )
- At target luminosity we may reach the limits of current detector  $\Rightarrow$  need higher granularity and time resolution in all layers
- Prepare spares in case of accidents or unforeseen degradation



## Upgrade requirements:

- Hit rate up to  $120 \text{ MHz/cm}^2$
- Fast time stamping 50-100ns
- Resolution  $< 15 \mu\text{m}$   $\rightarrow$  pitch of 30-40 $\mu\text{m}$
- Aiming power dissipation  $\leq 200 \text{ mW/cm}^2$
- Operation simplicity and reduced services
- Radiation levels:
  - TID  $\sim 100 \text{ Mrad}$
  - NIEL  $\sim 5 \times 10^{14} \text{ neq/cm}^2$

$\Rightarrow$  Depleted Monolithic Active Pixel Sensors (DMAPS)

# VTX proposal

**Concept = 5 straight layers with DMAPS pixel sensors**

- Higher space-time granularity & lower material budget
- Reduce occupancy to improve tracking in high background
- Better tracking & vertex resolution at low momentum
- Adaptable to potential changes of Interaction Region

## Technical choices


- Identical pixel sensor on all layers:  
Optimized BELLe II pIXel (OBELIX) chip
- VTX design → *talk by J. Baudot*:

iVTX (L1 & L2): all-silicon, self-supported, air cooled  
→ 0.2 %  $X_0$ /layer

oVTX (L3 to L5): carbon fiber frame, water cooled  
→ 0.3 - 0.8%  $X_0$ /layer

⇒ Total material budget reduced to 2.4%  $X_0$

## Baseline VTX layout with 5 layers



R: 1.4 - 14 cm  
max length 70 cm → 1m



	L1	L2	L3	L4	L5	Unit
Radius	14.1	22.1	39.1	89.5	140.0	mm
# Ladders	6	10	17	40	31	
# Sensors	4	4	7	16	2 x 24	per ladder
Expected hitrate*	19.6	7.5	5.1	1.2	0.7	MHz/cm <sup>2</sup>
Material budget	0.2	0.2	0.3	0.5	0.8	% $X_0$

\*Large uncertainty on BG extrapolation/possible changes in IR region

# TJ-Monopix2 (TJMP2) as forerunner of OBELIX

Developed for ATLAS (ITK outer layers), DMAPS Tower Semiconductor 180 nm CMOS process but modified process to improve rad-hardness & faster readout

- ▶  $33 \times 33 \mu\text{m}^2$  pitch, 25 ns integration, large matrix  $512 \times 512$  pixels ( $2 \times 2 \text{ cm}^2$ )
- ▶ 7 bit ToT information, 3 bit in-pixel threshold tuning
- ▶ Column drain readout capable to handle  $\gg 120 \text{ MHz/cm}^2 \rightarrow$  triggerless in TJMP2
- ▶ Various sensing volume thicknesses (epi- $30 \mu\text{m}$ , CZ-bulk)
- ▶ 4 front-end flavors with differences in the amplifier and detector input coupling (AC or DC)



*TJ-Monopix2 sensor bonded on a test board*

# TJMP2 characterisation in the lab

Detailed characterisation of TJ-Monopix2 (all FE) to validate key performance crucial for OBELIX design

- Threshold and noise:

⇒ stable operation down to  $\text{THR} \sim 250e^-$   
 (MIP signal in  $30 \mu\text{m}$  Si MPV  $\sim 2500e^-$ )

⇒ THR dispersion  $17e^-$ , Noise  $\sim 8e^-$

- Time Over Threshold (ToT) calibration, Fe55





- Comparison with measurement and simulations

⇒ Measurement from monitoring pixels of the analog output signal after the FE amplifier

- Test on p-irradiated sensor ongoing

⇒ THR and noise evolution with temperature, in-pixel threshold tuning power

Layout of TJMP2 sensor: divided in 4 regions with different FE



DC cascode FE: Signal after the amplifier for different injected charges


# TJMP2 Test Beam

Several beam test campaigns (DESY, 3-5 GeV electrons)

- **July 2022:** non-irradiated sensors and high threshold  $500e^-$  (un-tuned chips)
  - Efficiency  $\sim 99\%$  and position resolution  $\sim 9 \mu\text{m}$
- **July 2023:** low threshold 250-300  $e^-$  and irradiated sensor  $5 \times 10^{14} \text{ neq/cm}^2$  with 24 MeV protons
  - Confirmed good performance and high efficiency after irradiation, increasing bias
- **July 2024:** repeat on p-irradiated sensor with high fluence  $5 \times 10^{14} \text{ neq/cm}^2$  & TID 100 Mrad
  - TID 100Mrad: both DC and AC cascode efficiency 99.9%
  - NIEL  $5 \times 10^{14} \text{ neq/cm}^2$ : slightly worse efficiency than in TB 2023 (effect of higher T and higher leakage current is the explanation)
    - ▶ DC cascode efficiency  $> 99.5\%$  but  $\sim 3\%$  of masked pixels
    - ▶ AC cascode efficiency  $\sim 98.5\%$

## Results TB July 2023


FE amplifier	Coupling	Efficiency [%]
Normal	DC	99.99
Cascode	DC	99.79
Normal	AC	98.11
Cascode	AC	99.13



## Results TB July 2024

After p-irradiation, with chip temperature  $\geq 40 \text{ C}$  ( $T_{\text{room}}$ ), both threshold and noise increase, with a drop in efficiency.

W8R06 @  $5 \times 10^{14} \text{ neq/cm}^2$  - HV Cascode



★ chip temperature  $\sim 10/15^\circ\text{C}$  higher than NTC temperature




# TJMP2 Test Beam

Results TB July 2023

Several beam test campaigns (DESY, 3-5 GeV electrons)

FE amplifier	Coupling	Efficiency [%]
Normal	DC	99.99




- **July 2022:** non-i (un-tuned chips)  
→ Efficiency ~99%
- **July 2023:** low  $5 \times 10^{14}$  neq/cm<sup>2</sup>  
→ Confirmed g irradiation, increa
- **July 2024:** repe  $5 \times 10^{14}$  neq/cm<sup>2</sup>  
→ TID 100Mrad:  
→ NIEL  $5 \times 10^{14}$  r  
(effect of higher T

● Several cooling options for iVTX now under evaluation considering OBELIX power consumption with high hit rate & performance deterioration with high Temperature after irradiation with NIEL fluence of  $5 \times 10^{14}$  neq/cm<sup>2</sup>

⇒ Another TB planned for 2025 to explore lower temperature ranges and study the performance for irradiated sensors at different NIEL fluences

**2024**  
temperature  $\geq 40$  C  
noise increase, with a




- ▶ DC cascode efficiency >99.5% but ~3% of masked pixels
- ▶ AC cascode efficiency ~98.5%

# OBELIX specifications

Pitch	33 $\mu\text{m}$
Signal ToT	7 bits
Time stamping	50 to 100 ns
Fine time * stamping	~5 ns for hit rate <10 MHz/cm <sup>2</sup>
Hit rate max for 100% eff.	120 MHz/cm <sup>2</sup>
Trigger handling	30 kHz with 10 $\mu\text{s}$ delay
Trigger * output	~10 ns resolution with low granularity
Power (with hit rate)	200 to 300 mW/cm <sup>2</sup> (1 to 120 MHz /cm <sup>2</sup> )
Bandwidth	1 output 320 MHz

\* *optional features*



Matrix inherit from TJ-Monopix2, size adjusted

⇒ Values obtained from post-layout simulations

# OBELIX sensor design

- Based on current characterisation results on TJMP2, 2 FE flavors are chosen for OBELIX on equal area
- OBELIX design with new digital periphery with trigger logic for Belle II and optional features to allow Track Trigger capability and finer time-stamping for outer layer hits (low rate)
- First full scale prototype OBELIX-1 sensor ~ ready submission in spring 2025

## Analog:

- Column drain architecture from TJ-Monopix2
- Monitoring ADC
- Temperature sensors


## Power pads:

- On-chip LDOs voltage regulators

## Digital periphery:

- Two new modules adapted for Belle II trigger:
  - ⇒ TRU: Pixel readout, trigger processing
  - ⇒ TTT: Fast transmission in parallel

## OBELIX functional block diagram



# Summary

- SuperKEKB will need an upgrade to reach the target luminosity  $6 \times 10^{35} \text{ cm}^{-2}\text{s}^{-1}$ , including a possible major redesign of the Interaction Region (IR)
- Current VXD has excellent performance now, but limited safety margin in the high BG scenario  
⇒ upgrade vertex detector (VTX) based on DMAPS pixels, more performant and resilient against higher background
- OBELIX sensor based on TJMP2 matrix with new digital periphery
- Lab testing and TB campaigns on TJMP2 to validate key performance crucial for OBELIX design
- First full scale prototype OBELIX-1 sensor ~ ready submission in spring 2025

## VTX collaboration

*IGFAE, Santiago*

*University of Bergamo*

*University of Bonn*

*University of Dortmund*

*University of Göttingen*

*Jilin University*

*KIT, Karlsruhe*

*IPMU, Kashiwa*

*Queen Mary University of London*

*CPPM, Marseille*

*IJCLab, Orsay*

*RAL, Oxford*

*INFN & University of Pavia*

*INFN & University of Pisa*

*IFCA (CSIC-UC), Santander*

*IPHC, Strasbourg*

*University of Tokyo*

*KEK, Tsukuba*

*IFIC (CSIC-UV), Valencia*

*HEPHY, Vienna*

**BACKUP**

## All-silicon module <math>< 0.2\% X\_0/\text{layer}</math>



- 4 contiguous OBELIX sensors diced as a block from the wafer, thinned to  $50\ \mu\text{m}$ , except in some border area  $\sim 400\ \mu\text{m}$  thick, to ensure stiffness
- Post-process redistribution layer for interconnection

## Prototypes:


- Thermal and electrical tests on first real-size ladder with resistive heaters and two redistribution layers
  - $\Rightarrow$  temperature on top of metal layers of  $53^\circ\text{C}$  for  $1.5\ \text{W}$  dissipated/sensor

## Preliminary cooling simulation results

- Non uniform power: matrix  $\sim 100\ \text{mW}/\text{cm}^2$ , digital periphery depending on hit rate
  - $\Rightarrow$  average power  $\sim 300\ \text{mW}/\text{cm}^2$  @ hit-rate of  $120\ \text{MHz}/\text{cm}^2$
- Air cooling alone might be marginal
  - $\Rightarrow$  several cooling options under evaluation, based on power consumption and chip temperature limits (both max temperature and temperature gradient in the matrix)



*iVTX ladder demonstrator tested*



	Max T [°C]	T range [°C]
Contact + air	49	29
Contact + water	26	6
Contact+air+water	25	5

## Ladder structure (ALICE ITS2-inspired):




- Carbon Fiber support structure ( $\Omega$  beam), cold-plate with pipes (2 or 1 pipe) with liquid cooling
- Sensor glued on cold plate, flex cables connecting each half ladder

## Prototypes:

- Mechanical and thermal characterisation done for the longer ladder ~70 cm (outermost layer)

Mechanical design already advanced:

⇒ now also exploring a 6 layers option, with more compact ladder design




Modified layout with 6 layers

# TJMP2 Test Beam


Several beam test campaigns (DESY, 3-5 GeV electrons)

- July 2022:** non-irradiated sensors and high threshold  $500 e^-$  (un-tuned chips)
  - Efficiency  $\sim 99\%$
  - Position resolution  $\sim 9 \mu\text{m}$
- July 2023:** low threshold  $250\text{-}300 e^-$  and irradiated sensor  $5 \times 10^{14} \text{ neq/cm}^2$  with 24 MeV protons
  - Confirmed good performance and high efficiency after irradiation, increasing bias

Results TB July 2022




- Biasing for irradiated sensor:



Results TB July 2023

FE amplifier	Coupling	Efficiency [%]
Normal	DC	99.99
Cascode	DC	99.79
Normal	AC	98.11
Cascode	AC	99.13







# TJMP2 Test Beam

- **July 2024:** repeat on p-irradiated sensor with high fluence  $5 \times 10^{14}$  neq/cm<sup>2</sup> & TID 100 Mrad
  - TID 100Mrad results
    - Both DC and AC cascode: efficiency 99.99%
    - NIEL  $5 \times 10^{14}$  neq/cm<sup>2</sup> results slightly worse than in TB 2023 (effect of higher T and higher leakage current is the current explanation)
      - DC cascode FE: efficiency >99.5% but with ~3% of masked pixels
      - AC cascode FE: efficiency ~98.5%
    - After p-irradiation, with chip temperature  $\geq 40$  C ( $T_{\text{room}}$ ), both threshold and noise increase, with a drop in efficiency
    - Possible tuning to reduce threshold but less powerful at higher temperature

## Results TB July 2024



Efficiency vs Temp @ HV=30 V  
W8R06 @  $5 \times 10^{14}$  neq/cm<sup>2</sup> - HV Cascode



★ chip temperature  $\sim 10/15^\circ\text{C}$  higher than NTC temperature