




环形正负电子对撞机
Circular Electron Positron Collider



中国科学院高能物理研究所
Institute of High Energy Physics
Chinese Academy of Sciences

IFAE
Institut de Física
d'Altes Energies

Development of monolithic pixel sensor prototypes for the first CEPC vertex detector prototype

Ying Zhang

On behalf of the CEPC Vertex detector study team
Institute of High Energy Physics, Chinese Academy of Sciences



11th International Workshop on
Semiconductor Pixel Detectors
for Particles and Imaging

18 - 22 NOV

STRASBOURG
Collège Doctoral Européen


CEPC Vertex detector requirement

The Circular Electron Positron Collider (CEPC) is a large international scientific facility proposed by the Chinese particle physics community in 2012.

- Efficient tagging of heavy quarks (b/c) and τ leptons

→ Excellent impact parameter resolution:

$$\sigma_{r\phi} = 5 \oplus \frac{10}{(p \cdot \sin^{3/2}\theta)} (\mu\text{m})$$



Baseline design parameters for CEPC VTX in CDR

	R (mm)	$ z $ (mm)	$ \cos\theta $	σ (μm)
Layer 1	16	62.5	0.97	2.8
Layer 2	18	62.5	0.96	6
Layer 3	37	125.0	0.96	4
Layer 4	39	125.0	0.95	4
Layer 5	58	125.0	0.91	4
Layer 6	60	125.0	0.90	4

Physics driven requirements

$\sigma_{s.p.}$ **2.8 μm**

Material budget **0.15% X_0 /layer**

r of Inner most layer **16 mm**

Running constraints

Air cooling

beam-related background

radiation damage

Sensor specifications

Small pixel **$\sim 16 \mu\text{m}$**

Thinning to **50 μm**

low power **50 mW/cm²**

fast readout **$\sim 1 \mu\text{s}$**

radiation tolerance

$\leq 3.4 \text{ Mrad/year}$

$\leq 6.2 \times 10^{12} n_{eq}/(\text{cm}^2 \text{ year})$

Ref: CEPC Conceptual Design Report, Volume II - Physics & Detector

Main specifications of the full-scale chip

■ Bunch spacing

- Higgs: 680 ns; W: 210 ns; Z: 25 ns
- Max. bunch rate: 40 M/s


■ Hit density

- 2.5 hits/bunch/cm² for Higgs/W;
- 0.2 hits/bunch/cm² for Z

■ Cluster size: ~3 pixels/hit

- Epi-layer thickness: ~18/25 μm
- Pixel size: 25 μm × 25 μm

Hit Density vs. VXD Radius




Ref: CEPC Conceptual Design Report, Volume II


For Vertex	Specs	For High rate Vertex	Specs.	For Ladder Prototype	Specs.
Pixel pitch	≤ 25 μm	Hit rate	120 MHz/chip	Pixel array	512 row × 1024 col
TID	>1 MRad	Data rate	3.84 Gbps --triggerless ~110 Mbps --trigger	Power Density	< 200 mW/cm ² (air cooling)
		Dead time	< 500 ns --for 98% efficiency	Chip size	~1.4 × 2.56 cm ²

TaichuPix prototypes overview

- **Motivation: a large-scale & full functionality pixel sensor for the first 6-layer vertex detector prototype**
- **Major challenges for design**
 - Small pixel size → high resolution (3-5 μm)
 - High readout speed (dead time < 500 ns @ 40 MHz) → for CEPC Z pole
 - Radiation tolerance (per year): 1 Mrad TID
- **Completed 3 rounds of sensor prototyping in a 180 nm CMOS process**
 - Two MPW chips (5 mm \times 5 mm)
 - TaichuPix-1: 2019; TaichuPix-2: 2020 → feasibility and functionality verification
 - 1st engineering run
 - Full-scale chip: TaichuPix-3, received in July 2022 & March 2023





CMOS monolithic pixel sensor



TaichuPix-3
(15.9 \times 25.7 mm²)

Pixel architecture – Analog

Ref : D. Kim et al. DOI 10.1088/1748-0221/11/02/C02042



Delay time of FASTOR with respect to the pulse injection vs. injected charge. The delay time was measured by the timestamp with a step of 25 ns.

- **Digital-in-Pixel scheme: in pixel discrimination & register**
- **Pixel analog is derived from ALPIDE**
- **Biassing current has to be increased, for a time walk of ~25 ns**
 - for 40 MHz BX @ Z pole
- **Consequence:**
 - Power dissipation increased
 - Fast charge collection needed

TaichuPix sensor architecture

- **Pixel $25\ \mu\text{m} \times 25\ \mu\text{m}$**

- Continuously active front-end, in-pixel discrimination
- Fast-readout digital, with masking & testing config. logic

- **Column-drain readout for pixel matrix**

- Priority based data-driven readout
- Time stamp added at end of column (EOC)
- Readout time: 50 ns for each pixel

- **2-level FIFO scheme**


- L1 FIFO: de-randomize the injecting charge
- L2 FIFO: match the in/out data rate between core and interface

- **Trigger-less & Trigger mode compatible**

- Trigger-less: 3.84 Gbps data interface
- Trigger: data coincidence by time stamp, only matched event will be readout

- **Features standalone operation**


- On-chip bias generation, LDO, slow control, etc.




Architecture of the full-scale TaichuPix

Full size sensor TaichuPix-3


- 12 TaichuPix-3 wafers produced from two rounds
 - Wafers tested on probe-station → chip selecting & yield evaluation



8-inch wafer




Probe card for wafer test



An example of wafer test result (yield ~67%)

- Wafers thinned down to 150 μm and diced





Wafer after thinning and dicing



Thickness after thinning

Threshold and noise of TaichuPix-3

- **Pixel threshold and noise were measured with selected pixels**
 - S-curve method was used to test and extract the noise and the threshold
 - Average threshold $\sim 215 e^-$, threshold dispersion $\sim 43 e^-$, temporal noise $\sim 12 e^-$ @ nominal bias setting




- **Power dissipation of 89 ~ 164 mW/cm² tested @ 40MHz clk with different biasing conditions**

TaichuPix-3 telescope

- The 6-layer of TaichuPix-3 telescope built


- Each layer consists of a TaichuPix-3 bonding board and a FPGA readout board



6-layer TaichuPix-3 telescope

- Setup in the DESY testbeam

- TaichuPix-3 telescope in the middle
- Beam energy: 4 GeV mainly used
- Tests performed for different DUT (Detector Under Test)




TaichuPix-3 beam test result

Spatial resolution


- Gets better when decrease the pixel threshold, due to the increased cluster size
- A resolution $< 5 \mu\text{m}$ achieved, best resolution is $4.78 \mu\text{m}$

Detector efficiency


- Decreases with increasing the threshold, **detection efficiency $> 99.5\%$** at threshold with best resolution



Distribution of residual X






Spatial resolution vs. pixel threshold



Detection efficiency vs. pixel threshold

Ladder readout design

- **Detector module (ladder) = 10 sensors + support structure + readout board**
 - Sensors are glued and wire bonded to the flexible PCB, supported by carbon fiber support
 - Signal, clock, control, power, ground will be handled by control board through flexible PCB
- **Functionality of a full ladder fundamental readout unit was verified**
 - Read out from both ends, with careful design on power placement and low noise
 - Scanning a laser spot on the different chips with a step of 50 μm , clear and correct letter imaging observed \rightarrow **one ladder readout unit working**



Laser tests on 5 Taichupix chip on a full ladder


Detector prototype and beam test

- **6 double-sided layers assembled on detector prototype**
 - 12 flex boards with two TaichuPix-3 chips bonded on each flex
 - Readout boards on one side of the detector
 - **Best spatial resolution $4.97 \mu\text{m}$ @ detection efficiency $> 99\%$**








FPGA board Interposer board

Air cooling fan




Baseline vertex detector prototype





Ref: DOI-10.1109/TNS.2024.3395022

Summary

- **The full-scale and high granularity pixel prototype, TaichuPix-3, has been designed and tested for CEPC VTX R&D**
 - Spatial resolution of 4.78/4.97 μm measured with 4 GeV electron beam in DESY
 -
- **Readout electronics for the sensor test and the ladder readout were developed**
 - Performed the sensor characterization in the lab successfully
 - Completed beam tests for the pixel sensor prototype and the vertex detector mechanical prototype




Concept (2016)




1st Vertex detector prototype (2023)

Outlook

- The reference detector TDR under preparation, to be completed by the mid-2025 for the proposal of China's 15th 5-year plan.
- The bent MAPS option has been chosen as baseline for the reference detector TDR. Technical challenges:
 - Inner-most layer radius (11 mm) is smaller compared with ALICE ITS3 (18 mm)
 - Low material budget (less than $0.15\%X_0$ per layer)
 - Detector Cooling with air cooling (power consumption ≤ 40 mW/cm²)
 - Spatial Resolution (3-5 μ m)



Baseline: Bent MAPS






Alternative: ladder based MAPS

Thank you very much for your attention !

Performance at different temperatures

- Test under a consistent configuration @ different T



- **TC3 shows a normal functionality @ -20 ~ 60 °C**
- **Main performance (i.e. threshold, noise, fake hit rate) can satisfy the requirements @ -20 ~ 60 °C**
- **Threshold and noise fluctuate with T, probably attribute to the fluctuation of pixel biasing**

Hitmap






Figure 12: (a) The hitmap of one example DUT under 4 GeV electron beam. The pixels inside the red box are used to calculate the average efficiency of every 10×10 pixels. (b) (c) The efficiency map of DUT_A and DUT_B at the minimum threshold.

Fake hit rate



(a)



(b)

Figure 3: Fake hit rate of DUT_A (a) and DUT_B (b) as a function of threshold.

Cluster size




Figure 6: The cluster size distribution for DUT_A with $\xi_A = 265e^-$ (a) and DUT_B with $\xi_B = 175e^-$ (b), shown in the 2D detector plane direction and 1D projections along the x -direction (row direction of the sensor) and y -direction (column direction of the sensor).




Figure 7: Average cluster size of DUT_A (a) and DUT_B (b) as a function of threshold ξ , shown in the 2D detector plane and 1D projections along x -direction and y -direction.