R&D status of DuTiP SOI sensor for Belle II upgrade (and ILC)

Akimasa Ishikawa (IPNS, KEK)







Silicon on Insulator Pixel Detector (SOIPIX)

• SOIPIX

- SiO₂ BOX insulator layer is sandwiched by CMOS circuit layer and high resistive silicon substrate layer
- High resistive silicon substrate layer is a good radiation sensor
- Complicated high density circuit can be fabricated since circuit layer is isolated from sensor layer.
- Circuit layer and sensor layer are connected with through-silicon Vias.



Silicon on Insulator Pixel Detector (SOIPIX)

• SOIPIX

- Fast
- Small parasitic capacitance
- Low power consumption
- Complicated circuit can be fabricated in a pixel
- Suitable for high energy physics application



Lapis Semiconductor

- 0.2um Low Leakage Fully Depleted SOI CMOS
- We have been collaborating with them since 2005.
 - 20km from Tohoku Univ to Miyagi factory
 - Many Pixel sensors are developed
 - SOPHIAS, XRPIX, PIXOR, CNTPIX, FPIX etc
 - X-ray, IR, particle physics, stress test

Production line is fully controlled with Robots. Good for production of small quantity and also for HEP level mass production.





Lapis 0.2um FD-SOI Pixel Process

Process	0.2 μm Low-Leakage Fully-Depleted SOI CMOS			
	1 Poly, 5 Metal layers.			
	MIM Capacitor (1.5 fF/um²), DMOS			
	Core (I/O) Voltage = 1.8 (3.3) V			
SOI wafer	Diameter: 200 mm ϕ , 720 μ m thick			
(single)	Top Si : Cz, ~10 Ω -cm, p-type, ~40 nm thick			
	Buried Oxide: 200 nm thick			
	Handle wafer: Cz (n) ~700 Ω -cm,			
	FZ(n) > 2k Ω -cm, FZ(p) ~ 7 k Ω -cm etc.			
Backside	Mechanical Grind, Chemical Etching, Back side			
process	Implant, Laser Annealing and Al plating			

Closer look at the SOI structure



MPW Runs

- About once per year, KEK holds a Multi-Project Wafer (MPW) run.
 - Multi-sensors in a single set of reticle.
- Last time, 12 projects joined the MPW run including DuTiP3.
 - KEK, Japanese Universities, China, Japanese Company (Hitachi).
- If you want to submit your chip to the MPW run, please contact Araisan

CryoAmp Takeuchi	STRIEM Ishida	Compton Kagaya	ET Shimazoe	Lockin Yasutomi		
		XRPI Kyc	X11 oto			
La	pis	CPV5lo IHEP	XRPIX12 Kyoto	CPV5up IHEP		
La	pis	SEMTEG2 HHT	DuTip3b Ishikawa	SSFET Ida		

Developments

- Recent or Important Developments
 - Double SOI TID tolerance
 - 3D integration Pixel size reduction keeping circuit functionality *T-Micro*
 - Active Merge Circuit area reduction
 - Digital Library and Automatic Routing common tools
 - Stitching Bigger sensors

SOI for Belle II

- Originally considered for upgraded SuperKEKB with luminosity of 4×10^{36}
- But of course we can use it for upgrade in 2027~28 for the design luminosity of L= 6x10³⁵.

	system layer radius		hit rate [6]	occupancy	TID	neutron	
			[mm]	$[\rm MHz/cm^2]$	[%]	[kGy/smy]	$[10^{10}n_{eq}/cm^2/smy]$
DEPEET	PXD	1	14	22.6	1.3	19.9	40
		2	22	11.3	0.5	4.9	20

- Concept
 - Binary detector to reduce data size and power consumption.
 - Fast clock to reduce the occupancy of O(10⁻³) or less at upgraded SuperKEKB with $L=4x10^{36}$
 - Global shutter readout based on L1 Trigger to reduce data size.
 - Hold signals at least 4.4us trigger latency
 - Small power consumption ~0.1W/cm²
- We invented the "DuTiP" concept for this purpose.

The Concept "DuTiP"

- Dual Timer Pixel
- Analog Circuit
 - In Pixel Amplifier/Shaper/Discriminator.
 - Binary signal sent to digital circuit in the pixel.



The Concept "DuTiP"

- Dual Timer Pixel
 - Dual Timer (down time counters) in a Pixel to store signal and wait for trigger signal
 - 7bit timer can wait upto 127 x CLK.
 - Two timers allow the second hit during trigger latency
 - Hit registers for three time buckets, previous, current and next for timing scan



Sensors for Layer1

- Layer1 : R=1.4cm, Z=7cm
- maximum mask size for SOI is 2.46 x 3.08 cm²
- We need three chip to cover the acceptance in Z.
 - Row : 45um x 320ch = 14.4mm
 - Column : 45um x 1920ch (640ch x 3) = 86.4mm (28.8mm x 3)
 - Thickness : 50um^t
 - (Stitching buffer width: ~10um if we adopt stitching)
- 8 ladders to cover the acceptance in phi



DuTiP1 with SOI technology

- Dimension
 - 6mm² chip
 - − Pixel Size 45um x 45um \rightarrow 45um/V12 ~ 13um resolution
 - charge sharing improves the resolution
 - 64x64 pixel array
 - 300um^t (to be thinned to ~50um^t)
- Analog circuit
 - ALPIDE analog circuit fabricated on SOI by Strasbourg and modified by KEK.
 - This is the first time to test the ALPIDE analog circuit on SOI
 - Low power amplifier
- Digital Circuit
 - 7bit timer x 2
 - 15.9MHz(62.9ns) CLK (SuperKEKB 509MHz/32(1.97ns*32))
 - Trigger latency of at most 8us (4.4us requirement)
 - Only current and previous time buckets (no next bucket)
 - PIXOR digital circuit, which works with 50MHz, adopted "Development of the Pixel OR SOI detector for high energy physics experiments", Y. Ono, A. Ishikawa, H. Yamamoto, Y. Arai, T. Tsuboyama, Y. Onuki, A. Iwata, T. Imamura, T. Ohmoto, NIM A 731, 266-269, 2013, doi:10.1016/j.nima.2013.06.044

²⁰²⁴⁰¹¹⁶— No sophisticated readout circuit not fabricated



PIXOR2 digital flow



Estimation of Occupancy and Data Rate/Size

• Occupancy is enough small O(10⁻⁴) or less

Layer	hit rate	hit occupancy								
	[TT / · 1]	: DON $[10-4]$		system	layer	radius	hit rate $[6]$	occupancy	TID	neutron
	[Hz/pixel]	$\frac{\text{m PCN}\left[10^{-1}\right]}{10^{-1}}$				[mm]	$\left[\mathrm{MHz}/\mathrm{cm}^2\right]$	[%]	[kGy/smy]	$[10^{10}n_{eq}/cm^2/smy]$
1	458	0.86	-	PXD	1	14	22.6	1.3	19.9	40
2	229	0.43	-		2	22	11.3	0.5	4.9	20

• Data rate/size are enough small even for layer1.

Layer	data rate per SS chip	data rate per ladder	data rate per layer	data size
	[Mbps]	[Mbps]	[Mbps]	[TB/smy]
1	11.3	34.0	272	340
2	5.65	22.6	271	339

Intrinsic and Impact parameter Resolutions with GEANT4

- Sensor intrinsic resolution and impact parameter resolution has been studied with simple geometry using GEANT4 MC.
 - Intrinsic resolution is better than binary limit thanks to charge sharing

2layer DuTiP + 4Layer SVD



impact parameter resolution for theta=90deg

T. Li

Characterization Sequencer/Dual Timer

- Two test hit signals with 800ns interval which is less than trigger latency are injected.
- Triggers are also injected to previous timing
 - Two output signal can be correctly seen in previous buckets



Characterization Timers and Time Buckets

time counters inside the pixel circuits. 14

CLR

test hit signal

5.18us(count time can be adjusted)

25MHz CLK

20240116

Test hit

- 7bit counters (127*40ns=5080ns) are working fine
- Correctly assigned to previous and current time bucket
- Digital Circuit is working perfectly.

data_out1 (previous)

5.22us

data_out0(current)



4. Chip output

1. Test hit input

2.

Timer counts

5. Clear output

Timing Resolution for single pixel

- DuTiP + Scintillation counter
- Tested with ⁹⁰Sr and 50MHz CLK (20ns)
 - Timing resolution is 11.2ns
 - With test pulse ~10ns
 - Enough smaller than time bucket of 63ns



fig. Setup of the Beta ray measurement triggered by the scintillator

20240116



Efficiency

- Tested with ⁹⁰Sr
 - DuTiP + Scintillation counter
 - Efficiency
 - Using ⁹⁰Sr : ~98+-2%
 - Cosmic or accidental noise hit are subtracted with dry run data.
 - Large systematic uncertainty
- KEK ARTBL new electron beam line with upto 5GeV was used for the efficiency measurement.







Since the DuTiP1 firmware for test beam was finalized just before the

Setup at ARTBL

Upstream station

- XRPIX Trigger System
- 5 layers of INTPIX4
- Magnet for bending
 - we took most runs w/o magnet
- Downstream station (about 19cm is displaced from upstream)
 - 2 layers INTPIX4
 - DuTiP beam test, DuTiP1 should be placed most downstream.
- Each layer has 32mm displacement in z direction



20

Picture of the Setup

• DuTiP layer is located at most downstream



Correlation of hits

- We check the correlation of hits between DuTiP and INTPIX4 (closest to DuTiP) without alignment.
- Still there are some noisy pixel, we see clear correlation both in horizontal and vertical directions.
- We will perform masking noisy pixels, tracking, and alignment, then measure the efficiency (and possibly resolution)
 - Omori-san already performed tracking and alignment with upstream station.



DuTiP2

- Almost Full functionality
 - Circuit NOT fabricated for DuTiP1 should be in
 - Fast data transfer circuit from the periphery to outside
 - 300MHz 1.8V LVDS
 - Except for PLL and pixel array scan system
 - Full size chip just for row direction (r-phi)
 - Chip size : 17.2mm x 6.0mm
 - Pixel array : 14.4mm (row) x 2.88mm (column)
 - Full size chip 14.4mm (row) x 28.8mm (column)
 - Increasing the size to z (column) direction is trivial
- Delivered in 2022 June.
- Firmware development is on-going.

14.4mm x 2.88mm



pitch	$row \times column$	array $r\text{-}\phi \times z$	array area	chip $r\text{-}\phi \times z$
$[\mu m]$	[pixels]	$[\mathrm{mm}^2]$	$[\mathrm{cm}^2]$	$[\mathrm{mm}^2]$
45	320×640	14.4×28.8	4.15	17.2×29.6

DuTiP3

- Since analog signal was not seen in DuTiP1 and gain might be too small, our designer modified the analog circuit of DuTiP1 which is named DuTiP3.
 - Other functionalities are the same as DuTiP1.
 - We can use the same firmware as that for DuTiP1
- The subboard for DuTiP3 was also modified
 - Subboard for DuTiP3 can be used for DuTiP1.
 - We can easily compare characteristics of DuTiP3 and DuTiP1

- The chip was already submitted in Nov 2023
- Will be delivered in Mar 2024

Summary

- SOI is suitable for high energy physics experiment.
- Since 2005, Japanese group is developing the SOI pixel detector with Lapis semiconductor
 - Several technology were developed
 - Already used for X-ray material science
- DuTiP concept for Belle II and ILC were invented.
- DuTiP1 was firstly tested with electron beam at ARTBL.
- Second prototype DuTiP2 was delivered and now the firmware is being developed.
- DuTiP3 was submitted and to be delivered in Mar 2024.

Acknowledgement

- This talk is supported by the Grant-in-Aid for Scientific Research (A), "Search for physics beyond the Standard Model by studying lepton universality in B meson decays", 22H00144
- B中間子崩壊でのレプトン普遍性の研究による素粒子標準
 理論を超える物理の探索



Backup

Two difficulties for SOI Solved

- Back-gate effect
 - Applied E-field affects the circuit
 - Suppressed by buried P well (BPW)
 - Additional well below the circuit.
- Radiation tolerance (hole trapped by BOX)
 - E-field by holes affects the circuit
 - compensated by Double SOI
 - Additional silicon layer in BOX layer applied LV.
 - Upto 20Mrad was tested with transistor TEG.





Beam pipe and Layer 1-2

Possible Configuration

• 7-layer VXD

Layer 1-3 : S type chip



- Layer 4-7 : L type chip with issuing input signal to track trigger
 - Binary detector can easily issue the signal by taking digital OR of hit information
 - Trigger cell is 1.44x1.44mm² \rightarrow displaced track trigger for LLP possible?

			1	
	Layer	Radius	z Length	Number of
		[mm]	[mm]	Ladders
	1	14	70	8
	2	21	105	12
	3	35	175	20
	4	55	275	20
	5	80	400	28
	6	105	525	38
2024	7	135	675	48

TABLE IV. Possible pixel detector c

sensor	pitch	row \times column	array $r - \phi \times z$	array area	chip $r - \phi \times z$
type	$[\mu m]$	[pixels]	$[\mathrm{mm}^2]$	$[\mathrm{cm}^2]$	$[\mathrm{mm}^2]$
S	45	320×640	14.4×28.8	4.15	17.2×29.6
L	45	480×640	21.6×28.8	6.22	24.4×29.6

TABLE II. The size of Small (S) and Large (L) DuTiP chips.

TABLE III. The trigger cell configuration.

sensor	input signal	trigger cell	$row \times column$	cell size
type	for trigger	[pixels]	[cells]	$[\mathrm{mm}^2]$
\mathbf{S}	no	_	_	_
\mathbf{L}	yes	32×32	15×20	1.44×1.44

29

Characterization of DuTiP1 Digital Circuit

- Digital Circuit
 - Test hit を入れて trigger 信号と同期した hit が 正しい timing (previous/current) で出てくるか
 - Input clock 25MHz (40ns)
 - faster than 15.9MHz for real operation
 - 7bit -1 →127CLK → 5.08us latency







Double SOI

- TID
 - Holes trapped by BOX generate E-field affects the circuit
- compensated by Double SOI
 - Additional silicon layer in BOX layer.
 - LV applied to the layer compensates the Efield generated by holes
 - Upto 2MGy was tested with transistor TEG.





Kazuhiko Hara et al, PoS(Vertex2014)033





3D Integration

- SOFIST3 for ILC Vertex
 - Pixel size requirement 20um
 - Real size 30um
- Need to reduce the pixel size
 - → 3D integration
 - Two SOI chips are connected by Au micro bump
 - Complicated circuit in smaller pixel
 Upper
 Bond Pad



High R-Si





T-Micro

Back gate adjust

Passivation

High R-Si

Micro bump for 3D integration

Pixel size (20 µm x 20 µm

SOFIST4 3D

• Au cylindrical micro bump.

T-Micro

20240116

- The bonding efficiency is more than 99.96%
- β-ray signal seen



The president Motoyoshi-san is joining this workshop

Active Merge Technique

- Cirucit area can be smaller than bulk CMOS with the same process rule.
 - While finer commercial process can be used for CMOS (ex. 65nm).
- Circuit area of DFF can be reduced to 16.5% with active merge
 - 84um² \rightarrow 13.8um²



Digital Library and Automatic Routing

- First digital library for Lapis SOI process was established by IPHC, Strasbourg group
- Prof. Cong-Kha Pham from the U of Electro-Communications developed automatic routing from Verilog source.
 - 8-bit RISC open source CPU, named Open8 SoC, was fabricated on SOI with the tools.
 - Test with real CPU will be performed.



At S	ynthesis		
#Cell	11,109		
Area (µm ²)	486,001		
F _{Max} (MHz)	27		
At PnR			
#Cell	11,691		
Area (µm²)	798,470.7 (928.8×859.68)		
Density (%)	43.92		
F _{Max} (MHz)	52		
Power (mW)	2.098		
#MOSEET	219 454		

Open8 SoC summary

Stitching

To make bigger chip, stitching technique was developed by RIKEN group for X-ray material science at SACLA.



Stitching for SOPHIAS (X-ray sensor 26.7mm x 64 mm single chip

7