SOIPIX Telescope System

Miho Yamada (TMCIT) <u>myamada@metro-cit.ac.jp</u>

Strasbourg, January 15th, 2024









Index

- SOIPIX Group for HEP
- **KEK PF-AR Test Beam Line** lacksquare
- SOIPIX Telescope System
 - INTPIX4 Sensor
 - DAQ System
 - 2021 ELPH
 - Tracking procedure study
 - 2022 AR-TB (commissioning)
 - 2023 AR-TB (for user)
 - FPGA-based Zero-Suppression Logic



SOIPIX Group for HEP

Tokyo Metropolitan College

Miho Yamada

KEK

Akimasa Ishikawa, Tristan Fillinger, Yasuo Arai, Toru Tsuboyama, Junji Haba

University of Tsukuba

Kazuhiko Hara, Takumi Omori (M2)

University of Miyazaki

Ayaki Takeda

Nara Women's University

Kenkichi Miyabayashi, Hina Tagashira (M2)

Newcomers







Low-Resistance Silicon Layer for CMOS circuit

SOI Wafer



SOI: Silicon-on-Insulator technology

Utilize 0.2 µm FD-SOI CMOS process by Lapis Semiconductor Co. Ltd.

SOI Pixel Detector: Monolithic type detector

- Low material budget
- Sensor thickness: 50 500 µm
- Sensor Resistivity: > 1 k Ω ·cm

- LSI is processed on Buried Oxide layer (BOX) - Smaller pixel size, complex circuit in pixel Less single event effects (SEE) probability

Sensors

SOFIST for ILC PIXOR for Belle II XRPIX for X-ray astronomy INTPIX for general purpose FPIX, the highest granularity pixel

4

KEK PF-AR Test Beam Line

KEK ITDC, PF-AR Test Beam Line https://itdc.kek.jp/testBeamLine/index.html G23 K. Hanagaki, JPS 2020 Autumn Meeting Ρ_ G24 Simulation https://kds.kek.jp/event/35569/ G25 6000 AR 6.5 GeV G27 Rate 5000 AR 5 GeV Ρ G26 Beam **PF-AR** 4000 3000 2000 G1 6 1000 **Beam Shutter** <u>√G15⊟</u>G14 2 G07 5 **Electric Hut** 06 QF & QD Momentum [GeV/c] **PF-AR Test Area** Fuji South Lab. G03 Shutter Controller

Beam rate is maximum at 2 GeV/c Currently ~1kHz Depends on the target position





2024/01/15





KEK PF-AR Test Beam Line







The beam profile is obtained by stitching the hit map with five positions. These hit maps are not normalized between runs.

2024/01/15



Projection

 σ = 306 pixels × 36 µm = 1.1 cm

7

Telescope for KEK PF-AR Test Beam Line

Position Resolution for Pixel Detector

LHC ATLAS: 12 µm KEKB Belle II: 10 µm ILC: 3 µm

High-energy beams are available at CERN and Fermilab. Coulomb multiple scattering of the beam is negligibly small.

Japanese Facility ELPH (Tohoku University) : ~820 MeV/c Positron Beam **KEK AR-TB:** 1-5 GeV/c Electron Beam

Development of a precision beam telescope system at the sub-GeV to GeV energy range.

 \rightarrow Better than 10 µm of position resolution at GeV order electron beam Need to be optimized

- Number of Sensors for Tracking
- Sensor Thickness
- Tracking Method

- In general, a tracker consists of multiple sensors that perform precise spatial resolution.





INTPIX4NA

INTPIX4NA is a general-purpose sensor, and it can be used in many applicatio Implemented minimum circuit in pixel for analog readout and global shutter ima **Position resolution is ~1.56 µm (120 GeV Proton Beam at FTBF)**



Analog Readout

The Analog signal is read out from all of the pixels. and then digitized by external ADC on the DAQ board.

	Chip size	$15.4 \times 10.2 \text{ mm}^2$					
	Active area	$14.1 \times 8.7 \text{ mm}^2$					
DNS.	Pixel size	$17 \times 17 \ \mu m^2$					
ging.	Pixel array	$512 \text{ (row)} \times 832 \text{ (column)}$					
		13 blocks (64 cols) in parallel readout					
	Wafer	$\rho \sim 7 \text{ k}\Omega \text{cm}, 500 \ \mu\text{m} \text{ thick} (\text{INTPIX4})$					
	n-type FZ	$\rho \sim 11 \text{ k}\Omega \text{cm}, 300 \ \mu \text{m}$ thick (INT	$\Gamma PIX4NA)$				
	modification	Output buffer is enforced for IN	TPIX4NA				

Table 1Main parameters of the INTPIX4 and INTPIX4NA sensors.

SEABAS2 FPGA Board







INTPIX4NA

INTPIX4NA is a general purpose sensor, and it can be used in many applications. Implemented minimum circuit in pixel for analog readout and global shutter imaging. **Position resolution is ~1.56 µm (120 GeV Proton Beam at FTBL)**

Expected position resolution by using three upstream sensors for tracking. Simulated by Geant4



	Chip size	$15.4 \times 10.2 \text{ mm}^2$
	Active area	$14.1 \times 8.7 \text{ mm}^2$
	Pixel size	$17 imes 17 \ \mu \mathrm{m}^2$
ı	Pixel array	$512 \text{ (row)} \times 832 \text{ (column)}$
		13 blocks (64 cols) in parallel readout
	Wafer	$\rho \sim 7 \text{ k}\Omega \text{cm}, 500 \ \mu\text{m} \text{ thick} (\text{INTPIX4})$
	n-type FZ	$\rho \sim 11 \ \mathrm{k\Omega cm}, \ 300 \ \mu\mathrm{m}$ thick (INTPIX4NA
	modification	Output buffer is enforced for INTPIX4NA

Table 1Main parameters of the INTPIX4 and INTPIX4NA sensors.

Telescope Position Resolution for Electron Beam Energy







SOIPIX Telescope System



Rate

XRPIX5 trigger rate: > 1 kHzlatency: ~2.5 µs

Telescope DAQ rate Full frame readout: ~ 25 Hz Zero-suppression: ~145 Hz

Breakdown

Time for signal integration 100 µs Time for AD conversion 200 ns per pixel $200 \text{ ns} \times 518 \text{ row} \times 64 \text{ col} = 6.6 \text{ ms}$ Time for readout per sensor Speed: 1Gbps Data size: 16bit/pixel $(512 \text{ row} \times 832 \text{ col} \times 16 \text{ bit})/10^9 \text{ s} = 6.8 \text{ ms}$ DAQ rate for 5 sensors $1/(6.6 \text{ ms} + 5 \times 6.8 \text{ ms}) = 25 \text{ Hz}$





2024/01/15





Tracking Study at ELPH in 2021



- Stack the sensors as close to each other as possible.
- Reconstruct the upstream and downstream tracks of the DUT. \bullet
- Extrapolate the track from the hit immediately before the DUT.
- Define the beam position by taking the average of the two tracks.

2024/01/15



Tracking		DUT		Av
method	L2	L3	L4	
(1-1)	$12.06 \pm 0.10 / 11.91 \pm 0.10$	$12.15 \pm 0.10 / 12.24 \pm 0.10$	$12.71 \pm 0.12/12.98 \pm 0.11$	12.3
(2-1)	-	$14.42 \pm 0.12/14.54 \pm 0.12$	$14.91 \pm 0.13 / 15.33 \pm 0.13$	14.8
$(2^{*}-1)$	-	$11.80 \pm 0.10 / 11.72 \pm 0.12$	$12.23 \pm 0.10 / 12.40 \pm 0.10$	12.0
(1-2)	$14.32 \pm 0.12/14.27 \pm 0.17$	$14.48 \pm 0.12/14.48 \pm 0.12$	-	14.3
(1-*2)	$11.72 \pm 0.10 / 11.63 \pm 0.10$	$12.18 \pm 0.10 / 12.22 \pm 0.12$	-	11.9
(2-2)	-	$20.28 \pm 0.16 / 20.54 \pm 0.17$	-	20.3
$(2^{*}-2)$	-	$14.57 \pm 0.12/14.63 \pm 0.17$	-	14.6
(3-1)	-	-	$16.28 \pm 0.14 / 16.11 \pm 0.14$	16.2
(3*-1)	-	-	$15.27 \pm 0.12/14.27 \pm 0.17$	14.7
(1-3)	$14.32 \pm 0.12/14.27 \pm 0.17$	-	-	14.3
(1-*3)	$14.87 \pm 0.14 / 15.02 \pm 0.12$	-	_	14.9
<2*-1,1-*2>	-	$11.10 \pm 0.10 / 10.98 \pm 0.09$	-	11.0







Beam Test at ARTB in 2022



ılı	Entries 8909 Mean 0.0327	再構成方法	位置分解能
	Std Dev 4.75 χ² / ndf 1145 / 365 Prob 0	2*-1	3.34 ± 0.0
	Constant 97.86±1.71 Mean 0.0285±0.0347 Sigma 2.941±0.038	2-1	3.73 ± 0.0
		. 3*-1	3.72 ± 0.0
		3-1	3.94 ± 0.9
nt under 🖓		<2-0,0-2>	4.87 ± 0.0
10 -5 0 5	10 15 20 residual[um]	<2*-1,1-*2>	3.02 ± 0.0

Strasbourg



14

Beam Test at ARTB in 2022

Tracking for large amounts of material budget detector.



p = 4 GeV/c

T. Omori, Univ. Tsukuba, 2023

L2





Assuming DUT is very thick like a calorimeter. L5 can not be used for tracking.

> Residual (µm) 6.01 ± 0.07 6.98 ± 0.08 6.40 ± 0.08 7.12 ± 0.08 p = 5 GeV/c









SEABAS2 FPGA DAQ Board

Procedure

- Column is divided into 13 blocks and 1 block consists of 64 columns.
- Each block is connected to each channel of the on-board ADC.
- The analog signal is read out from all pixels and then digitized by the on-board 12-bit ADC in parallel with 13 blocks.
- Set a threshold for each block to find the cluster seed.
- The ADC counts of the cluster seed and the 5×5 pixels surrounding the seed are read out to the PC.







Beam Test at ARTB in 2023

- SOI Telescope system with Zero-Suppression Logic
- DuTiP1 (Ishikawa)
- Micro spectrometer (still work in progress)





13th - 20th Dec.







Resolution





T. Omori, Univ. Tsukuba, 2024

DUT	DUT	DI
$(1-1) (2-2) - (2^{*}-2) - (2$	average	(3, 1) (3*, 1)
line (connected or parallel t	o fitted track)	ack point at DUT
Method	Full Frame (µm)	Zero-Suppres (µm)
1-1(L2)	3.48 ± 0.05	3.78 ± 0.05
2-0(L3)	6.86 ± 0.10	$7.36{\pm}0.09$
3-0(L4)	9.40 ± 0.13	9.24 ± 0.10
2-1(L3)	4.61 ± 0.06	$4.94{\pm}0.05$
3*-0(L4)	8.52 ± 0.12	8.82 ± 0.10
2*-1(L3)	$3.58{\pm}0.05$	$4.20{\pm}0.05$
(2-0, 0-2)(L3)	$6.74{\pm}0.09$	$7.10{\pm}0.08$
⟨2*-1, 1-*2⟩(L3)	4.11±0.06	4.72 ± 0.06

p = 5 GeV/c





Backup

✓回転補正は下図のような残差分布を基に評価 (並進補正は残差分布の中心値から評価)



✓ずれは位置分解能より小さく(特に低運動量1,2G アライメントが内挿とのずれの原因とは考えにく →ビーム運動量にある程度の不確かさがある可能性

2023/9/15

TCHoU Workshop 2023

	DUT	L1	L2	L4	L5
GeV/c)	Track	0-2	1-1	1-1	2-0
い	Х	2.08um	1.63um	0.49um	1.01um
	Y	1.92um	0.28um	0.50um	1.60um

再構成方法と(4GeV/cに対する)位置分解能 16/9

DUT Method	L1	L2	L3	L4	L5
1-1	-	3.59 ± 0.06	3.57 ± 0.06	3.65 ± 0.06	-
2-0	-	-	6.78 ± 0.11	6.67 ± 0.11	6.84 ± 0.11
3-0	-	-	-	7.94 ± 0.14	8.12 ± 0.13
3*-0	-	-	-	7.36 ± 0.12	7.29 ± 0.11
4*-0	-	-	-	-	8.41 ± 0.14
2*-1	-	-	3.79 ± 0.06	3.81 ± 0.06	-
1-2*	-	3.78 ± 0.06	3.77 ± 0.06	-	-
3*-1	-	-	-	4.44 ± 0.07	-
1-3*	-	4.46 ± 0.07	-	-	-
<2-2>	-	-	5.79 ± 0.10	-	-
<2-1,1-2>	-	-	3.41 ± 0.06	-	_

- 同じ再構成方式では、DUTに依らず同じ位置分解能を示す
 - 820MeV/cではやはり下流センサーは散乱の影響を受けた
- ・ ELPH同様*付きの方法が優位

2023/9/15

再構成方法と (5GeV/cに対する) 位置分解能 17/9

DUT Method	L1	L2	L3	L4	L5
1-1	-	3.18 ± 0.04	3.15 ± 0.04	3.02 ± 0.04	-
2-0	-	-	6.09 ± 0.07	6.08 ± 0.07	5.87 ± 0.07
3-0	-	-	-	6.89 ± 0.08	7.07 ± 0.08
3*-0	-	-	-	6.34 ± 0.08	6.45 ± 0.08
4*-0	-	-	-	-	7.12 ± 0.08
2*-1	-	-	3.43 ± 0.04	3.24 ± 0.04	-
1-*2	-	3.38 ± 0.04	3.17 ± 0.04	-	-
3*-1	-	-	-	3.72 ± 0.05	-
1-*3	-	3.89 ± 0.05	-	-	-
<2-0,0-2>	-	-	4.87 ± 0.06	-	-
<2*-1,1-*2>	-	-	3.02 ± 0.04	_	_

- 同じ再構成方式では、DUTに依らず同じ位置分解能を示す
 - 820MeV/cではやはり下流センサーは散乱の影響を受けた
- ・ ELPH同様*付きの方法が優位
- バックアップに残差分布掲載してあります。
 2023/9/15

能を示す 影響を受けた 位置分解能[um] 8909トラック(Run3回分のデータ) 5GeV/cアライメントパラメタ使用 *付き:直前センサーからの内挿による評価 <>:得られる2点の再構成位置の平均で評価

SOIJmeeting



- ・トラッキングベースで評価
 - 分母D:L1,L2,L4,L5 にクラスタがあるフレーム数(χ²<300)





分子N:全Layerにクラスタがあり,残差が±3σ(σ by <2-1,1-2>)のフレーム数

Emulation of Zero-Suppression Logic

Data: Full frame readout. Pedestal is evaluated by the on beam full frame readout data. Emulation: Set threshold for each block. Seed is the first pixel which exceeds the threshold.



2024/01/15



Emulation of Zero-Suppression Logic

Block Threshold (60 sigma) Set Now ... [Threshold0] 60*1.7739 = 1096.69 [Threshold1] 60*1.78184 = 1087.8 [Threshold2] 60*1.76579 = 1094.13 [Threshold3] 60*1.81057 = 1084.11 [Threshold4] 60*1.75291 = 1074.86 [Threshold5] 60*1.73815 = 1070.18 [Threshold6] 60*1.76574 = 1039.14 [Threshold7] 60*1.7417 = 1056.66 [Threshold8] 60*1.71296 = 1067.11 [Threshold9] 60*1.68594 = 1082.52 [Threshold10] 60*1.72112 = 1075.68 [Threshold11] 60*1.66207 = 1097.8 [Threshold12] 60*1.65497 = 1090.82





Setup at AR-TB in 2023





Beam Profile, Horizontal, X





Full Frame ペデスタル+クラスタリング

特に去年と変わったところはない… (むしろ, 全層ゲインを調整したため, ばらつきが少ない



5/12

		S [ADC]	N [ADC]	SN
.)	IP14	292.1 ± 1.0	2.06	141.8
.)	IP13	317.3 ± 1.0	2.27	139.8
	IP22	316.3 ± 1.0	2.02	156.6
7777	IP26	339.6 ± 1.0	1.81	187.6
8 3 0 8	IP15	326.0 ± 1.0	1.78	183.1

History of XRPIX Series



Pixel Circuit



Pixel Circuit consists of ...

- Charge-sensitive amplifier (CSA)
- Correlated Double Sampling ٠
- Inverter-chopper type comparator
- SR Latch for bad pixel mask ٠







Setup at AR-TB in 2023



INTPIX4NA Time Chart and Pixel Circuit



RST

XRPIX5 Trigger Latency: ~2.2 µs



dmos cap 100fi w=3.3u, l=6u









Designed by T. Tsuboyama, 2023









Data Structure (RAW)



TS: Timestamp, 32-bit, 1kHz Clock There are no header and footer. Data in ROOT file



event_tag ADC[832*512]















130.87.225.128 192.168.16.30



XRPIX5 Trigger latency via USAGI3

File	Edit	Utility	Help									
Plot 1	- Histogra	m (Meas 1)										
!									l			
_												
·												
-												
<u> </u>												
_												
_												
·												
-												
-		-10 us		1.1	الم		-5 115		L .	ي م ال		
Wavef	form View	10 μ5										
									: .			H
C 5								 		*****	-	
· · ·												· · ·
												· ·
						·		· · ·				
C 6 Xiana												
· ·												
	-8 µs		· · -6	δµs			4 µs	· · -	2 µs			0's ·
Ch 1	Ch 5	Ch	6	Bus 1								
500 mV	//div 100 r	mV/div 100	0 mV/div	Parallel								
			-									



Trigger Latency



SOI 定例 meeting

42



ビームライン設置の半電動ステージ ステージの大きさは 60 × 60 cm で 10 cm ごとに固定用のネジ穴がある. 垂直方向が電動の足踏みペダル式。メジャーの最小目盛1mmを目視で確認。 水平方向は手動.ハンドルを回し、メーターで 0.1 mm 単位で確認可能.





SOI 定例 meeting



Collaboration Members

IN2P3/IPHC, France Jerome Baudot Mathieu Goffe Yitong Liu Ziad El Bitar Christian Finck

Previous Project: D_RD_16, Pls: M. Winter and Y. Arai



TMCIT, Japan Miho Yamada **IPNS/KEK** Akimasa Ishikawa Tristan Fillinger Toru Tsuboyama Takehiko Takayanagi **Univ.** Tsukuba Takumi Omori



DuTiP (Dual Timer Pixel)

Two down time counters for hits in a pixel



Analog block: Usual configuration for the binary detector **Hit memory**: Timing of Previous, Current and Next collision **Signal:** Coincided with event trigger \leftarrow Down time counter corresponds to trigger latency **Background**: Random, out of time window
— Suppressed by coincidence **Multiple hits in trigger latency:** Multiple timer and memory are controlled by Sequencer



DuTiP 1 - 3

DuTiP1 (2020–) **DuTiP1** Pixel



 $6 \times 6 \text{ mm}^2$

$45 \times 45 \,\mu m^2$

Pixel

- Shaper
- Comparator
- Dual down time counters (7 bit)
- Timing memory
- (Previous/Current)

⁹⁰Sr β -ray test: Obtained hit signal

DuTiP2 (2021 –)



$18.4 \times 6 \text{ mm}^2$

DuTiP3 (2023—)

Design

Design - June 2023 submitted

Annual ILC-detector meeting

- Pre. amplifier (ALPIDE type)

Readout

- Row address (5 bit)
- Column address (5 bit)
- 2 bit hit (Previous/Current)
- CMOS in/out

- Dec. 2021 submitted \rightarrow deliver in Spring 2022 - Pixel design is almost completed by DuTiP1 - Row 320 pixels (Full size for Belle II) for design of large-area sensor - FIFO, LVDS in/out, DAC



DuTiP, SOI Pixel Sensor



T. Tsuboyama, JPS 2023 Spring Meeting https://kds.kek.jp/event/45609/







Position Resolution

Estimation of tracking precision in GeV range

Data

ELPH: 200, 300, 500 and 822 MeV/c, Positron Beam Fermilab: 120 GeV, Proton Beam

G4 Simulation

200 MeV/c - 5 GeV/c, Electron Beam

Tracking method: (2)

Improvement with thinner sensors	[mm]	12.5
Tracking performance improvement at low-energy electrons.	sigma [12.0
Sensor thickness for G4 simulation	lual g	
300 μm: σ is better than 10 μm at 1 GeV/c $\sim 2 \ \mu m$ at 5 GeV/c	Resid	11.5
130 μm: the best performance 60 μm: not improve due to low S/N]	11.0



48

Strasbourg

13.0

DAQ Rate



Zero-suppression logic based on FPGA After AD convertion, pixels are selected by threshold on FPGA. Threshold is evaluated by pedestal data (all the pixels). (Maximum value of pedestal) is set as threshold. Pixel which has maximum ADC value is identified as center of cluster. Surrounding 5×5 pixels ADC, CA and RA are send to PC.

Breakdown

- Row address scan time (200 ns/1 row)
- Analog to digital convert time (external ADC)
- Data transmission to PC

Number of cluster per event is ~1.

 \rightarrow Necessary pixels are maximum 5 × 5 pixels for each event.

600









24.8mm

Reticle size: 31.0 mm × 24.8 mm