



## Heterogenous Computing in High Energy Physics

(a CMS perspective)

Adriano Di Florio (CC-IN2P3)

FJPPL, 30-31 January 2024



In these slides I will summarize what has happened, is happening and will happen in CMS on the heterogenous side, focussing on how we tackled some challenges.

**Disclaimer:** I tried to give a general picture, some technical details may be missing. Materials readapted from many sources.



## An interlude, towards HL LHC (in a nutshell)

- Accelerator and detectors upgrade: many channels, high granularity.
- More data: double Run 1,2,3 integrated luminosity in one year.
- Mirror data (×10 statistic wrt today) with (many) simulated events.
- From ~50 to 140/200 parasitic collisions per bunch crossing.
- 4/5x event sizes (stress on network+storage+tape infrastructure).
- Proton physics + Heavy lons.



# An interlude, towards HL LHC: CPU needs

Budget vs needs for ATLAS and CMS.



o On the bright side: things are improving (trends have headed down). But still.

#### Heterogeneous Architectures

- Hardware cost dominated by market trends, which (our) science cannot influence (anymore).
- Necessity to diversify (micro)architectures (for many years to be essentially focusing on a single one): CPU (x86\_64, Power, ARM, RISC) and accelerators (e.g. GPUs, departing from single vendor leadership).
- Heterogeneity is hitting the mass market.
- Power consumption becoming more important than ever (accelerators help).





# **High Performance Computing**

- HPCs more and more visible in the scientific computing infrastructure (massive investments from financing agencies).
- Several Exascale machines will be available during the next decades.
- HPCs used by all LHC experiments to some extent.
- HPCs for High Throughput Computing come at a price, e.g.:
  - Data access (access, bandwidth, caches ...)
  - Environment less open than Grid one (OS, access policies, ...)
  - Top performance comes with exotic architectures









## An interlude, towards HL-LHC

• But where will we spend our HS06 in 2030?



- Most of them go in event reconstruction.
- And most of it for simulations: ~no access to data (HPC friendly).



#### CMS Trigger(s) in a nutshell

- Collisions in the LHC happen at 40MHz, impossible to save all events
- Level 1 trigger: first filtering based on FPGAs and custom electonics reduces the rate to 100 kHz
- High Level Trigger (HLT): streamlined version of reconstruction software reduces the rate to about 1kHz for O(1GB/s) data readout





#### CMS HLT Trigger towards Phase2





Since Run-3 (2022+), CMS operates an heterogeneous HLT farm:

- CMS software, running on 200 nodes:
  - ~26k CPU cores AMD Milan 7763
  - 400 NVIDIA T4 GPUs
- Event size ~MB

CMS Phase-2 upgrade:

- L1T 100kHz -> 750kHz (7.5x)
- Pile-up 60 -> 200 (~3x)
- More complex detectors

Almost an order of magnitude higher performance required: CPU evolution is not able to cope with the increasing demand of performance.

#### Where it started . . .





Online reconstruction timing measured on pileup 50 events from Run2018D on a full **Run-2** HLT node (2x Intel Skylake Gold 6130) with HT enabled, running 16 jobs in parallel, with 4 threads each.

While looking for opportunities for GPU offloading:

- No single hotspot
- Many instances of the same algorithm with different configurations (regional, global)
- Chains of algorithms containing enough parallelism
- Early in the reconstruction, no dependencies and then move downstream
- Enough expertise in the particular reconstruction algorithm and parallelism

Identified three targets:

- Global pixel reconstruction chain, from RAW data down to pixel-only tracks and vertices
- ECAL local reconstruction
- HCAL local reconstruction

Make CPU and GPU codes to run together efficiently in the CMSSW framework

#### ... with a bunch of questions



- How do I make the code run faster?
- Should I change the data structures and memory management?
- What if the algorithm is not exposing enough parallelism?
- What if there is no single algorithm or detector that is a hotspot taking most of the reconstruction time?
- How do I integrate the code into the framework?
- How do I make the code portable?
- How do I make sure that the CPU threads are not idle waiting for the GPU?
- How do I balance the number and type of GPUs with the fraction of GPU code in the software?
- How do I match the GPU requirements of the job with the machines available on the grid?
- How do I engage the community to develop heterogeneous code?

#### Heterogenous Architecture



- Low core count/Powerful ALU
- Complex control unit
- Large caches

Latency

#### Throughput

High core count

Small caches

No complex control unit

CMS

#### **GPU Programming Model**

GPU code is executed by many "threads" in parallel

 Parallel functions, aka "kernels" spawn threads organized in a "grid" of blocks

Threads in the same block can:

- Communicate via fast on-chip shared memory
- Synchronize



Threads in the same block work in steplock in groups (aka warps) of 16, 32, 64 threads depending on the GPU brand.

- Preferred access to main device memory is coalesced
- Lose an order of magnitude in performance if cached access pattern used on GPU



				and the second		
			L1 Instruc	tion Cache		
		nerrection C	100.0		ensuration C	alenta -
	Warp Sci	heduler (32 1	hreadirch)	Warp St	meduller (32 I	bread/clin]
Dispatch Unit (32 thread/clk)			Dispat	ch Unit (32 th	readicik)	
	Register	File (16,38	4 x 32-bit)	Registe	r File (16,38	4 x 32-bit)
INT22	FP32 FP32	FP64		INTER FPS2 FPS2	FP64	-
INT32	FP32 FP32	FP64		INTAZ FP32 FP32	FP64	
INT32	FP32 FP32	FP64		INT32 FP32 FP32	FP64	
10122	FP32 FP32	1754		MT32 PP32 PP32	1764	
INT32	EP12 EP12	FINA		INT32 FP32 FP32	FPM	
INT32	FP32 FP32	EP64		INT22 FP32 FP32	FP64	
INTS2	FP32 FP32	FP64	TENSOR CORE	INTEE FPEE FPEE	FP64	TENSOR CORI
INT32	FP32 FP32	FP64	4 <sup>th</sup> GENERATION	INT32 FP32 FP32	FP64	4 <sup>th</sup> GENERATIO
INT22	FP32 FP32	FP64		INTEE FPEE FPEE	FP64	
INT32	FP32 FP32	FP64		INTAZ FP32 FP32	FP64	
INT32	FP32 FP32	FP64		INT32 FP32 FP32	FP64	
INT32	FP32 FP32	FP64		INTS2 FP32 FP32	FP64	
INT32	FP32 FP32	FP64		INT32 FP32 FP32	FP64	
INT52	FP32 FP32	FP64		INT32 FP32 FP32	FP64	
INT22	FP32 FP32	FP64		INTER FPS2 FPS2	FP64	
9	w w w	w w	LDY LDY SFU		10 10	LD LD SFU
	LO N Warp Sci	nstruction C heduler (32 s	ache hreadick(		Instruction C	ache
	Dispato	h Unit (32 th	read/clk)	Dispat	ch Unit (32 th	readicik)
	Register	File (16,38	read/clk) 4 x 32-bit)	Dispat	ch Unit (32 th r File (16,38-	readicik) 4 x 32-bit)
INTEE	Register	File (16,38 FP\$4	read/clk) 4 x 32-bit)	Dispat Registe	ch Unit (32 th r File (16,38- FP64	readicik) 4 x 32-bit)
INT22 INT22	Register	h Unit (32 th File (16,38 FP64 FP64	readicik) 4 x 32-bit)	Dispat Registe INT32 FP32 FP32 INT32 FP32 FP32	ch Unit (32 th r File (16,38- FP64 FP64	readicik) 4 x 32-bit)
INT32 INT52 INT52	Register	File (16,38 File (16,38 FP64 FP64 FP64	read/clk) 4 x 32-bit)	Dispat Registe INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32	ch Unit (32 th r File (16,38- FP64 FP64 FP64	readicik) 4 x 32-bit)
INT32 INT32 INT32 INT32	Register FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	File (16,38 FP54 FP54 FP54 FP54 FP54	read/cfk) 4 x 32-bitj	Dispat Registe NT32 FP32 FP32 NT32 FP32 FP32 NT32 FP32 FP32 NT32 FP32 FP32	ch Unit (32 th r File (16,38- FP64 FP64 FP64 FP64	readick) 4 x 32-bit)
INT32 INT32 INT32 INT32 INT32	Register FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	File (16,38 File (16,38 FP14 FP14 FP14 FP14 FP14	read/clk)	Dispat Registe NT32 / FP32 / FP32 NT32 / FP32 / FP32 NT33 / FP32 / FP32 NT33 / FP32 / FP32 NT33 / FP32 / FP32 NT33 / FP32 / FP32	r File (16,38 r File (16,38) r File (1	readick) readick() 4 x 32-bit)
INT32 INT32 INT32 INT32 INT32 INT32	Register FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	h Unit (32 th File (16,38 FPs4 FPs4 FPs4 FPs4 FPs4 FPs4 FPs4 FPs4	read/cfl) 4 x 32-bit)	Dispat Registe NT32 FP92 FP92 NT32 FP92 FP92 NT33 FP92 FP92 NT32 FP92 FP92 NT32 FP92 FP92 NT32 FP92 FP92 NT32 FP92 FP92 NT33 FP92 FP92	ch Unit (32 th r File (16,38 FP64 FP64 FP64 FP64 FP64 FP64 FP64	readick) feadick) 4 x 32-bit)
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	Register FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	h Unit (32 th File (16,38 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	tesson cone	Dispat Registe INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32 INT32 FP32 FP32 INT33 FP32 FP32 INT33 FP32 FP32 INT33 FP32 FP32	r File (16,38 r File (16,38) r File (	readick) readick) 4 x 32-bit)
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	Pagister FP32 FP32 FP32 FP32	h Unit (32 th File (16,38 FP44 FP44 FP44 FP44 FP44 FP44 FP44 FP4	TENSOR CORE	Dispail Registe 8122 FP32 FP32 8125 FP32 FP32 8126 FP32 FP32 8126 FP32 FP32 8127 FP32 FP32 8128 FP32 8128 FP32 FP32 8	r File (16,38 r File (16,38) r File (16,38	TENSOR COR
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	Dispate Register FP32 FP32 FP32 FP32	h Unit (32 th File (16,38 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	read/clk) 4 x 32-bit) TENSOR CORE 4 <sup>th</sup> GENERATION	NT32         FP32         FP32           NT32         FP32         FP32         FP32	r File (16,38 FP44 FP44 FP44 FP44 FP44 FP44 FP44 FP4	readick) 4 x 32-bit) TENSOR COR 4 <sup>th</sup> GENERATIO
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	Dispate Register FP22 FP32	h Unit (32 th File (16,38 FP54 FP54 FP54 FP54 FP54 FP54 FP54 FP54	TENSOR CORE 4" GENERATION	NT32         FP22         FP32           NT32         FP22         FP32           NT32         FP32         FP32	r File (16,38 r File (16,38) r Fil	readick) 4 x 32-bit) TENSOR COR 4 <sup>th</sup> GENERATIO
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	Dispate Register FP32 FP32 FP32 FP32	h Unit (32 th File (16,38 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	tensor core 4* Generation	NT32         FP32         FP32	r File (16,38 r File (16,38) r File	tENSOR COR 4 <sup>th</sup> GENERATIO
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	Dispate Register FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	h Unit (32 th File (16, 38 FPs4 FPs4 FPs4 FPs4 FPs4 FPs4 FPs4 FPs4	TENSOR CORE 4" GENERATION	Dispat           Registe           NT32         FP32           NT33         FP32	r File (16,38 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	tendick) 4 x 32-bit) TENSOR COR 4 <sup>th</sup> GENERATIC
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	Dispate Register FP32 FP32 FP32 FP32	h Unit (32 th File (16,35 FP44 FP44 FP44 FP44 FP44 FP44 FP44 FP4	TENSOR CORE	Registe           RT32         FP32         FP32           RT32         FP32         FP33           RT32         FP32         FP32           RT32         FP32         FP33	ch Unit (32 th P64 P64 P64 P64 P64 P64 P64 P64 P64 P64	TENSOR COR
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	Dispatic           Register           FP32         FP32	N Unit (32 th File (16,38 F944 F944 F944 F944 F944 F944 F944 F94	TENSOR CORE	Dispat Registe NT22 F#22 F#22 NT22 F#22 F#22 F#22 F#22 F#22 NT22 F#22 F#22 F#22 F#22 NT22 F#22 F#22 F#22 F#22 NT22 F#22 F#22 NT22 F#	ch Unit (32 th FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	readick) readick) tensor cori 4 <sup>th</sup> Generatio
NT32 NT32 NT32 NT32 NT32 NT32 NT32 NT32	Dispate Register FP32	h Unit (32 th File (16,38 FP44 FP44 FP44 FP44 FP44 FP44 FP44 FP4	teadica)	NT22         FP23         FP23           NT23         FP23         FP23           NT24         FP23         FP23           NT25         FP23         FP23           NT26         FP23         FP33           NT27         FP23         FP33           NT28         FP23         FP33           NT29         FP33         FP34           NT21         FP32         FP35           NT21         FP32         FP32           NT21         FP32         FP32           NT21         FP32         FP32           NT22         FP32         FP32           NT22         FP32         FP32           NT22         FP32         FP32           NT22         FP32         FP32           NT32         FP32         FP32	ch Unit (32 th FFile (16,38 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	readick) (4 x 32-bit) TENSOR CORI 4 <sup>th</sup> GENERATIO
INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	Pessa         Pessa           #Pessa         #Pessa           Ustr         Lotr         Lotr	h Unit (32 th File (16,33 FP4 FP4 FP4 FP4 FP4 FP4 FP4 FP4 FP4 FP4	TENSOR CORE	No.         No.           Registe         Registe           NT22         FP22         FP22           NT22         FP22         FP22           NT23         FP24         FP24           NT24         FP24         FP24           NT25         FP24         FP24           NT26         FP24         FP24           NT27         FP24         FP24           NT28         FP24         FP24           NT29         FP24         FP34           NT29         FP34         FP34           NT29         FP32         FP34           NT29         FP32         FP34           NT29         FP32         FP34           NT29         FP34         FP34           NT29         FP34         FP34           NT29         FP34         FP34	ch Unit (32 th File (16,38 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	4 x 32-bit) 4 x 32-bit) TENSOR CORI 4" GENERATIO
INT22 INT22 INT22 INT22 INT22 INT22 INT22 INT22 INT22 INT22 INT22 INT22 INT22 INT22 INT22 INT22 INT22 INT22 INT22	Dispute           Register           RP32         RP32	h Unit (32 th File (16,38 FP44 FP44 FP44 FP44 FP44 FP44 FP44 FP4	TENSOR CORE 4 <sup>®</sup> GENERATION	Circuit Registe NT22 FP22 FP22 FP22 NT22 FP22 FP22 NT22 FP22 FP22 NT23 FP22 FP22 FP22 FP22 NT23 FP22 FP22 FP22 FP22 NT23 FP22 FP22 FP22 FP22 NT23 FP22 FP22 FP22 FP22 FP22 NT23 FP22 FP22 FP22 FP22 FP22 FP22 NT23 FP22 FP22 FP22 FP22 FP22 FP22 FP22 FP	Free (16,38 Free (16,38 Free (16,38 Free (16,38 Free (16,38 Free (16,38 Free (16,38 Free (16,38 Free (16,38) Free (16,3	4 x 32-bit) 4 x 32-bit) TENSOR CORI 4 <sup>th</sup> GENERATIO
NT32 NT32 NT32 NT32 NT32 NT32 NT32 NT32	Dispetic Register 1992 (1992) 1993 (1992) 1993 (1992) 1993 (1992) 1993 (1993) 1993 (1993) 1993 (1993) 1993 (1993) 1993 (1993) 1993 (1993) 1993 (1993) 1993 (1993) 1993 (1993) 1993 (1993)	A Unit (32 th File (16,35 F944 F944 F944 F944 F944 F944 F944 F94	TENSOR CORE 4 <sup>®</sup> GENERATION (9 <sup>°</sup> 19 <sup>°</sup> SFU Tensor Memor KB L1 Data Cas	Bitgat         Dispat           NT23         FP32         FP32           NT23         FP32         FP33           NT33         FP32         FP33           NT34         FP32         FP33           NT35         FP32         FP33           NT37         FP32         FP33           N	Ch Unit (32 th FRie (16,38 FP44 FP44 FP44 FP44 FP44 FP44 FP44 FP4	tended) 4 x 32-bit) TENSOR CORI 4 <sup>th</sup> GENERATIO

One of the 132 Streaming Multiprocessors of a NVIDIA H100 Where we are now (at HLT)

# CMS

## Fully integrated in the CMSSW framework

- can be reused in the offline reconstruction
- validated offline on GPU-equipped nodes on CMS Tier-1
- and Tier-2s commissioned and optimised over last year
- deployed in production since the beginning of LHC Run-3
- better physics pefromances

With the deployment of a GPU-equipped HLT farm:

- 70% better event processing throughput
- 50% better performance per kW
- 20% better performance per initial cost

Work is ongoing to rewrite more:

- particle flow clustering
- seeding of the electron reconstruction
- full primary vertex reconstruction

and more, targeting also the Phase-2 reconstruction



7763 2× NVIDIA T4

#### Faster == Better

- Usage of a more accurate reconstruction
  - eg. migration to single iteration tracking
- Reduction of intermediate filters
  - eg. removal of b-tagging based on calo jets
- New timing consuming modules
  - eg. dedicated tracking for LLP, ParticleNet, soft electron reco
- Improve scouting in quality and rate:
  - muons, photons, electrons, PF jet/MET, tracks
     PF candidate for offline studies (eg. boosted obj.)
  - special version of Particle Flow based on pixel-track-based to minimize the impact on CPU
  - rate up to 30 kHz (ie. 30% of L1 rate!)
- Necessary step for Phase-2 HLT (PU 200)





#### Faster == Better

- Usage of a more accurate reconstruction
  - eg. migration to single iteration tracking
- Reduction of intermediate filters
  - eg. removal of b-tagging based on calo jets
- New timing consuming modules
  - eg. dedicated tracking for LLP, ParticleNet, soft electron reco
- Improve scouting in quality and rate:
  - muons, photons, electrons, PF jet/MET, tracks
     PF candidate for offline studies (eg. boosted obj.)
  - special version of Particle Flow based on pixel-track-based to minimize the impact on CPU
  - rate up to 30 kHz (ie. 30% of L1 rate!)
- Necessary step for Phase-2 HLT (PU 200)







#### Steps to run



- The HLT menu has total of ~4400 modules
- GPU Offloaded parts
  - Pixel detector reconstruction: from RAW data unpacking up to tracks and vertices (11 modules)
  - ECAL local reconstruction (4 modules)
  - HCAL local reconstruction (3 modules)
- 57 unique kernels, ranging from 2  $\mu s$  to 7 ms in these events



- Memory pool to amortize cost of raw memory allocations and provide asynchronous allocation interface in CUDA stream order
- All offloaded modules have CPU versions that are used for reference measurement

#### Let's Start Simple



- Each CUDA-using module launches their CUDA work by directly interacting with the CUDA API
- All these modules launch their work into the same CUDA stream
  - Mimics the behavior of the default CUDA stream
- Every CUDA-using module does a blocking synchronization
  - cudaStreamSynchronize()
- 15-45 % improvement compared to CPU-only



#### Add CUDA Streams

- Each non-branching chain of modules within an event uses a separate CUDA stream.
- Each concurrent event has its own chains.





CMS

Example module chains where 3 CUDA streams are used.

- Every CUDA-using module still does a blocking synchronization
  - Tested cudaDeviceSchedule{Auto,
     Spin, Yield, BlockingSync}, all gave
     practically the same performance
    - Reporting cudaDeviceScheduleAuto

#### Add Multiple CUDA Stream



- Each non-branching chain of modules within an event uses a separate CUDA stream
  - Each concurrent event has its own chains
- Every CUDA-using module still does a blocking synchronization
  - Tested cudaDeviceSchedule{Auto, Spin, Yield, BlockingSync}, all gave practically the same performance
    - Reporting cudaDeviceScheduleAuto



#### External Worker Mechanism

- Replace blocking waits with a callback-style solution
- Traditionally the algorithms have one function called by the framework, produce()
- That function is split into two stages
  - acquire(): Called first, launches the asynchronous work
  - produce(): Called after the asynchronous work has finished
- acquire()is given a referencecounted smart pointer to the task that calls produce()
  - Decrease reference count when asynchronous work has finished
  - Capable of delivering exceptions







#### External Worker Mechanism

- Use of CUDA streams stays the same
- Every CUDA module does a non-blocking synchronization
  - It follows that the modules depending on the data of the CUDA-using module are scheduled to be run only after the GPU work has finished
  - We use cudaStreamAddCallback() to queue a host-side callback function that notifies the CMSSW framework of the completion of the GPU work
    - cudaStreamAddCallback() is deprecated, cudaLaunchHostFunc() gave same performance



#### Minimize the external worker use

CMS

- Use of CUDA streams stays the same
- Modules that produce only "device-side" information do not really need synchronization with host
  - Instead we make the consuming module to call cudaStreamWaitEvent() in case it would use a different stream
  - Now framework can schedule the consuming modules without waiting their GPU work to finish
- This is the setup used in CMSSW



#### Minimize the external worker use

- Use of CUDA streams stays the same
- Modules that produce only "device-side" information do not really need synchronization
  - Instead we make the consuming module to call cudaStreamWaitEvent() in case it would use a different stream
  - Now framework can schedule the consuming modules without waiting their GPU work to finish
- This is the setup used in CMSSW



Further improvements with our own pool of threads waiting on cudaEventSynchronize(): ~2 % better on top of cudaStreamAddCallback().



#### **Perfromance Portability**

- New code written using the native CUDA API, targetting NVIDIA GPUs
- But most offline sites (CERN, WLCG) do not use GPUs...
- Two «by-hand» approaches:

maintainance issues!

- common kernels, different wrappers;
- ad hoc compatibility layer, with a lot of #ifdefs

#### code duplication!

- two implementations: legacy (CPU-only) and parallel (GPU-only)
- duplication of development, maintenance and validation efforts
- Adoption of GPUs from other vendors in HPCs is increasing
  - LUMI-G, in Finland, and Frontier, at Oak Ridge, use AMD MI250X GPUs
  - Aurora, at Argonne National Laboratory, will use Intel Xe GPUs
- Can we target different CPUs and GPUs with a single code base ? Yes. No free lunch.





A vast zoology











# **OpenACC**



alsaka



#### Performance Portability: Solutions

 Performance portability layers: aim to provide performance portability across accelerators through the abstraction of the underlying levels of parallelism. Rapidly changing ~0(months) portability solutions.

		CUDA	Kokkos	SYCL	HIP	OpenMP	alpaka	std::par
<ul> <li> Hardware</li> </ul>	NVIDIA GPU			intel/llvm compute-cpp	hipcc	nvc++ LLVM, Cray GCC, XL		nvc++
	AMD GPU			openSYCL intel/llvm	hipcc	AOMP LLVM Cray		
	Intel GPU			oneAPI intel/llvm	CHIP-SPV: early prototype	Intel OneAPI compiler	prototype	oneapi::dpl
	x86 CPU			oneAPI intel/llvm computecpp	via HIP-CPU Runtime	nvc++ LLVM, CCE, GCC, XL		
	FPGA				via Xilinx Runtime	prototype compilers (OpenArc, Intel, etc.)	protytype via SYCL	

Chin

• HEP-CCE cross-experiment initiative has

			-		/	
	Kokkos	SYCL	OpenMP	Alpaka	std::par	
Patatrack	Done	Done*	WIP	Done*	Done compiler bugs	
Wirecell	Done	Done	Done	no	Done	
FastCaloSim	Done	Done	Done	Done	Done	
P2R	done	Done	OpenACC	Done	Done	



- After a thorough investigation and discussion Alpaka
- N.B.: this is not cast in stone. CMS is still continuously exploring the rapidly changing ~O(years) portability solution landscape.
- With a portable SoA model (see later).



## alsaka



ai/baka\_is a header-only C++17 abstraction library for heterogeneous software development

- it aims to provide *performance portability* across accelerators through the abstraction of the underlying levels of parallelism
- *may* expose the underlying details when necessary
- ' (almost) *native* performance on different hardware
- supports all platforms of interest to CMS
  - x86, ARM and Power CPUs
    - with serial and parallel execution
  - NVIDIA and AMD GPUs

٠

- with CUDA and ROCm backends
- $\cdot$  support for Intel GPUs and FPGAs is *under development*, based on SYCL and oneAPI
- it is production-ready today!
  - <u>open source project</u>, easy to contribute to: <u>https://github.com/alpaka-group/alpaka/</u>



#### Performances in alsaka

- evaluated on Run-3 algorithms within the <u>Patatrack pixel-only standalone reconstruction</u>
- good performance on current hardware
  - running on an AMD EPYC "Milan" 7763 CPU (64 cores / 128 threads SMT)
  - running on an NVIDIA Tesla T4 GPU
- header-only library, easy to integrate in the CMS framework
  - support multithreading in the host application
  - . support multiple targets in a single build
    - GPUs from different vendors and different generations
    - CPUs with different execution modes, *e.g.* parallel execution using TBB
- low-level approach, very close to CUDA
  - easy to port code from CUDA, and to teach to students





#### CMS contributions in alsaka

## fruitful collaboration with the Alpaka development team

- improve efficiency for CMS workflows
- contribute support for new features and
- architectures students' projects !





- more flexible support for CUDA and HIP
  - support for CUDA and HIP APIs in the host
  - compiler support for CUDA and HIP targets in a single build
- asynchronous memory allocations, on backends that support them
  - cudaMallocAsync/cudaFreeAsync()
  - CUDA ≥ 11.2, ROCm ≥ 5.4, CPUs
- caching of GPU resources
  - streams and events
  - device and host memory buffers
- contribute to the SYCL implementation
  - support for USM memory model in oneAPI
- more efficient atomic operations
- improved memory buffer and kernel syntax bug fixes, improvements to the tests, *etc.*

34

# Structures



SoA use widespread in CMSSW with many ad-hoc implementations.

A Generic SoA [1] has been developed to automate definition and implementation of runtime sized SoAs:

- Layout divides a buffer into runtime sized columns
- View is the interface to the data. Lightweight, this is the structure passed to kernels o Just pointers to columns, size
- Buffers host memory, pinned host memory or device memory, allocated from the framework (<u>CUDA</u> or <u>Alpaka</u>)

PortableCollection wraps the Layout and View

- Manages the buffer allocation
- Provides an interface for memory transfers
- Manages serialization to ROOT files

#### Buffers, Layouts and Views



Buffer with SoA Layout



- Layout helper function computes necessary buffer size from the number of elements
- Layout computes column addresses at construction time
- Add padding at end of columns for cache line alignment
- Also computes auxiliary strides and sizes for Eigen and serialization
- · Cache line size configurable at compile time



- Minimal memory footprint to minimize kernel launch parameters size: one pointer per column; size (number of elements); stride size for Eigen elements.
- · View is the data access interface
- · Const variant of the class
- · Constructor variant taking per-column bare pointers
- · Map existing structure to View interface
- · Used during porting to SoA
- Layout classes provide automatically corresponding trivial View

#### Structure definition:

- C++ statically typed: code generation before compile time with macros
- Based on Boost::PP

```
namespace portabletest {
 // the typedef is needed because commas confuse macros
 using Matrix = Eigen::Matrix<double, 3, 6>;
 // SoA layout with x, y, z, id, m fields
  GENERATE_SOA_LAYOUT (TestSoALayout,
                      // columns: one value per element
                      SOA_COLUMN(double, x),
                      SOA_COLUMN(double, y),
                      SOA_COLUMN(double, z),
                      SOA_COLUMN(int32_t, id),
                      // scalars: one value for the whole structure
                      SOA_SCALAR(double, r),
                      // Eigen columns
                      SOA_EIGEN_COLUMN(Matrix, m))
 using TestSoA = TestSoALayout <>;
} // namespace portabletest
```



#### Portable collections



#### PortableCollection wraps the Layout and View:

using TestDeviceCollection = cms::cuda::PortableDeviceCollection<portabletest::TestSoA>;

```
TestDeviceCollection deviceProduct(size_, ctx.stream());
```

```
testAlgoKernel(deviceProduct.view(), deviceProduct->metadata().size());
```

```
cudatest::TestHostCollection hostProduct{size_, ctx.stream()};
```

```
cms::cuda::copyAsync(hostProduct.buffer(), deviceProduct.const_buffer(),
    deviceProduct.bufferSize(), ctx.stream());
```

- Available for Alpaka and CUDA.
- Manages the buffer allocation.
- Host and Device side.
- Provides an interface for memory transfers.
- Manages serialization to ROOT files.

# Validation

## caveat emptor



parallel algorithms have some additional problems with respect to serial ones

more complicated to design and implement efficiently

*e.g.* divergences in the parallel execution may lead to suboptimal performance

undefined order of execution may produce results that are not fully reproducible

e.g. in combinatorial algorithms and reductions

#### Intrinsic differences: an example



- Tracks sharing one or more hits are considered **ambiguous**: only one is good while the others are fake.
- The GPU tasks work in parallel. The tasks are completed in a random order. The resolution is order dependent and therefore the result is not deterministic.



Assuming we have 3 candidate tracks with quality q(c)>q(b)>q(a). We can have different results depending on the order :

1)  $b vs c \rightarrow b$  removed. Both a and c survive (no shared hits)

2) a vs b  $\rightarrow$  a removed; then c vs b  $\rightarrow$  b removed. Only c survives.

#### Heterogenous DQM



DQM online is a system that allows to monitor the CMS sub-detector in nearly real-time during data taking



- Data processed by DAQ and HLT (DQM streams)
  - Delivered on our P5 machines
  - Data processing by a suite of CMSSW application (clients)
    - **On-the-fly reconstruction** from raw data.
    - Production of plots of physics observables sensitive to detector functioning and operations uploaded in the DQM Online GUI.
- Plots are inspected by DQM shifters with the support of the DQM DOCs 24/7
  - İssues spotted are reported to subsystem experts and SL
  - Results of the procedure are recorded in the Run Registry

Specific streams added to monitor CPUvsGPU on an event by event basis.

#### Event by event comparisons

- Big effort in reducing the CPU / GPU difference.
- The current differences between CPU/GPU objects are very small
- Online DQM system allow to monitor the differences in real time!





#### Still ...

- HLT menu made of ~700 HLT paths. Each HLT path is made of sequences and filters.
- Even though the difference in the objects are very small, we saw differences of ~1% in the trigger results of few HLT paths.
- Considering the HLT with a rate > 5 Hz (~400 paths):
  - 185 paths have no difference at all
  - 150 paths have difference on <1% of events
  - $\circ$  60 paths have difference on >1% of events
  - 4 paths have difference on >2% of events





Bottom line: we (as CMS) are discussing on how to deal with this. The path seems we will need to take most of these in account as irreducible and quote them. 45



#### Heterogenous Offline

Overlap between heterogeneous algorithms running online with their offline counterparts

- Pixel Tracks and vertices are not directly used offline, but they provide seeds for the Kalman Filter
  - Phase-2 pixel reconstruction will be replaced by Patatrack pixel reconstruction in 2023
- For Phase-2 HGCAL replaces the ECAL-HCAL endcap calorimeters
  - HGCAL Reconstruction by the TICL framework will be completely ported to Alpaka in 2023.
- Developments ongoing for heterogeneous tracking in the Outer Tracker.
- Overall aiming towards a 10% offload of Phase-2 offline reconstruction, and common modules for Run 3 in the next months.





CPU time for offline Phase-2 reconstruction in ttbar events with an average of 200 overlapping proton-proton collisions as of CMSSW\_13\_1\_0\_pre3 47

#### **CMS GPU Resources**



- Many Tier-1 and Tier-2 sites are already equipped with GPUs.
- Most are opportunistic but a few are dedicated to CMS.

GPU Pool size per resource type	~
---------------------------------	---

#### total

NVIDIA A100-PCIE-40GB	68
NVIDIA Tesla V100-SXM2-32GB	32
Tesla T4	32
<ul> <li>NVIDIA TITAN X (Pascal)</li> </ul>	16
NVIDIA TITAN Xp	16
<ul> <li>Tesla V100S-PCIE-32GB</li> </ul>	8
Quadro RTX 6000	6
NVIDIA A100-SXM4-80GB	2
NVIDIA GeForce GTX 1080	2



#### WM Infrastructure





#### CMS GPUs Test in Production (for Validation)

- GPU workflows are already running in central production
  - The HLT configuration was utilized
  - On GridKa TOpAS cluster (24x A100, 24x V100S, 8x V100, expandable to KIT HPC cluster) and Wisconsin (35xT4)

- Example of the usage of the GPU cluster at the Wisconsin Tier-2 site
  - Have run both Data and MC wfs

Large scale validation of CMS reconstruction code before it was deployed and used for datataking

Release Validation workflows to validate updates \_\_\_\_\_ in GPU reconstruction code



CMS

#### Open questions and future challenges - I



#### 1. Use of GPUs in CMS MC production multi-step workflows?

- Multi-step jobs (multiple cmsRun executions with different settings per job), not all of them capable of making use of the GPUs. Implemented in WM, need some adjustments to work for the SI.
- See developments in <u>dmwm/WMCore#11689</u>

#### 2. Benchmarking of GPUs

- A requirement for pledge definition and resource acquisition.
- Progress has been done recently using a MadGraph CPU+GPU workflow. Benchmarking including also power consumption.
- Full <u>HEPScore23</u> team report.



by D. Giordano and K.Tuteja

#### Open questions and future challenges - II



- **3. Predictable workflow runtimes**, a key parameter for an efficient matchmaking of jobs to slots:
  - Requires benchmarking.
  - Hard because of the high diversity among GPU types.

#### 4. GPU usage accounting:

- Also requires GPU resource benchmarking
- Could use HTCondor's GPUsAverageUsage as proxy
  - i. Cron job uses the NVIDIA driver and tools libraries to query statistics on all of the GPUs
  - ii. Generate usage report back to the slot info and payload job classad

# One more thing

#### Engaging the community and partners

- The «sociological» factor here is of key importance. It will be difficult to find the sweet spot. It goes under the risk column.
- A working example/history of engagement and training comes from the Patatrack R&D project:
  - Continuous support throughout the development
  - Thanks to experts and the support of partners like CERN openlab, Flatiron Institute, Intel, NVIDIA, E4
  - Three/four times per year CMS Patatrack Team organize the Patatrack Hackathon. Main themes: algorithms and implementations, performance portability, heterogeneous computing, machine learning, software engineering.
  - Huge Boosts of productivity, perfect for newcomers.
  - Building links and a community with common interests.
  - Extend beyond experiment boundaries?









#### Engaging the community and partners

- The «sociological» factor here is of key importance. It will be difficult to find the sweet spot. It goes under the risk column.
- A working exan from the Patatı
- 14 Hackathons organized so far with 30 participantsFoster a familiar environment: about 200kg of pasta cooked in total....



Con





Ti::= openlab







**Questions?** 

