

Timing with Monolithic CMOS Potential applications to FCC

Philippe SCHWEMLING

CEA/Irfu/DPhP

Université Paris Cité

cea *irfu*

Monolithic CMOS and DRD3

 \mathcal{T}

- Ambitious research goals
- Agressive timeline

• Quite some technologies/foundry processes under consideration \rightarrow no clear choice yet, very likely one given technology will not reach all goals

Timing sensor basic ingredients

Illustration taken From N. Cartiglia (VCI 2022)

- Monolithic sensors : Analog Front-End, Time measuring electronics (typically LE discriminator)
- Data processing (TDC, serializers, PLL, sparsification) can ideally also be on same chip, but actual development not easy (risk of analog/digital couplings)

Time resolution

Illustration taken From N. Cartiglia (VCI 2022)

Sianal shape is determined by Ramo's Theorem

 $i \propto qvE$

Saturated drift velocity in sensor volume \rightarrow Uniform weighting field

Parallel plate geometry, easier for big pixels

"Jitter" ferm

Small noise \rightarrow choice of technology, small detector capacitance High dv/dt \rightarrow High electric field (but Vd saturates around 1 V/µm) Intrinsic amplification (LGADs)

Amplitude variation \rightarrow Timewalk, corrected offline

Non-homogeneous energy deposition \rightarrow cannot be corrected, minimized by design

Timing oriented sensor families

Features of monolithic CMOS sensors

- (Relatively) cheap high volume industrial technology
	- 2-3 k euro/8" wafer, post-processing and dicing included \rightarrow bare sensor cost for 100 m2 : 7-11 M euros
	- Bump bonding operation not needed for fully monolithic architecture
- Stable and easy operation
- HV-HR wafers available, allows charge collection by drift and not only by diffusion \rightarrow favorable for fast collection and for radiation hardness
- Can be designed as a complete SoC, from sensor to DAQ interface
- Presently available technologies are known to be rad-hard up to a few 10¹⁵ 1 MeV neq/cm2
- Can be thinned down to < 100 µ

LF15A radiation hardness

0 Mrad @Room Temp 149 Mrad @Room Temp 149 Mrad @Low Temp -15°C

[I. Mandic et al. NIM A 903, 2018]

 $\Phi = 0$ $\Phi = 1013$

 $b = 5015$ $\Phi = 1e14$

 $b = 1e1$ $\Phi = 2e15$

Bias voltage (V)

Empty: no BP, not thinned

Full: BP, thinned

150 200 250 300 350 400

 (μm) 300

250

200

150

100

50

50

100

Depleted depth

- \rightarrow Radiation tests at CERN-SPS with proton beam on LF-CPIX chip (CPPM)
- \rightarrow 14% increase of noise after irradiation with cooling

Leading-edge technology: IHP SG13G2

130 nm process featuring SiGe HBT with

- Transistor transition frequency: $ft = 0.3 THz$
- DC Current gain: β = 900 ۰
- Delay gate: 1.8 ps ٠

innovations for high performance microelectronics

Leibniz-Institut für innovative Mikroelektronik

FACULTY OF SCIENCE Department of Nuclear and Particle Physics

ATTRACT prototype

100 μ m pitch hexagonal pixels - 25 μ m depletion

MPW submission in 2019 funded by H2020

G. Iacobucci et al 2022 JINST 17 P02019

UNDER TEST HERE

Analog Channels:

HBT preamp + two HBT Emitter Followers to 500Ω Resistance on pad.

Department of Nuclear and

ROBERTO.CARDELLA@UNIGE.CH

MONOLITH

24.02.22

ATTRACT prototype – Time Stamping

57 ps after 10¹⁶ σ TOAO-TOA1 $= (36.4 \pm 0.8)$ ps without gain structure 1 MeV neq/cm2 24 ps with gain layer (but complicated manufacturing can be brought back to 40 ps, with \rightarrow mass scale production ???) HV and LVPS increase : **ACULTY OF SCIENCE UNIVERSITÉ MONOLITH** Department of Nuclear and Arxiv : 2310.19398DE GENÈVE Particle Physics

Fastpix (CERN) : sub-ns timing with TJ180

Figure 2. FASTPIX layout (5.3 mm \times 4.1 mm) with details of the 20 µm pitch hexagonal grid zoom on 7 pixels.

Figure 2. Wafer production process variants for FASTPIX represented by schematic cross-sections of the pixel unit cells, showing a cut perpendicular to the sensor surface. The standard 180 nm CMOS imaging process (left) and the modified process variant (right) with added low-dose n-type implant and optimizations such as a gap in the n-implant, retracted deep p-well and additional extra-deep p-well implant.

Figure 8. Number of pixel hits per event for the $10 \mu m$ (a) and $20 \mu m$ (b) pitch matrix.

Figure 14. Seed-pixel time residuals after timewalk correction for the inner region of the $10 \mu m$ (a) and $20 \mu m$ (b) pitch matrix.

Plan to port and test the concept on TPSCo 65 technology, but small pixels \rightarrow beware of drift field inhomogeneity !

Cactus (Irfu) : A bit of History

We started around 2017 after being involved into LF-CPIX and MONOPIX strip detector for ATLAS-ITK outer layers (possible backup solution)

At that time, 2 possible applications for sub-100ps timing detectors:

- \blacksquare ATLAS High η muon tagger (upstream forward calorimeter)
- **HGTD in front of ATLAS-LAr**

First try with CACTUS:

- Yield correct, High break down voltage, homogenous charge collection, deep depletion depth

- Main problem with CACTUS: underestimation of parasitic capacitance \rightarrow bad S/N

-Also coupling between analogic and digital part \rightarrow ringing of digital pulse

 \rightarrow modest timing performance ~500ps

<https://arxiv.org/abs/2003.04102>

→ Version 2 of CACTUS called Mini-Cactus

MINICACTUS PROTOTYPE CHIP

- **MiniCACTUS** is a small detector prototype designed in order to address the *low S/N issue* of the larger size CACTUS
- Main change in MiniCACTUS: FE integrated at column level, pixels mostly passive
- FE parameters programmable through on-chip Slow Control
- 2 digital (LVDS) and 2 analog monitoring (*slower than CSA output*) outputs for 2 columns

Pixel Flavors :

Pixels 3 & 7 : 1 mm x 1 mm baseline pixels

Pixels 2, 4, 6 & 8 : 0.5 mm x 1 mm pixels

Pixel 8 : 0.5 mm x 1 mm pixel with in-pixel AC coupling capacitor (20pF)

Pixels 1 : 50 µm x 50 µm test pixel Pixels 5 : 50 µm x 150 µm test pixel

 \Box Front-end mostly optimized for 1 mm² pixels with peaking time of 1-2 ns @ 1-2pF (Ibias total=800μA → P ≈ 150mW/cm²)

 \square Small pixels can be seen as test structures to study charge collection (no power optimized FE available)

Analog Mon. Outpi

 \square Some detectors thinned to 100µm/200µm/300µm and than post-processed for backside polarization after fabrication

Pixel 8;200 µm; Resolution versus HV

MiniCactus Next steps

- Non amplified HV CMOS MiniCactus v1 sensor reaches 65 ps time resolution on MIPs, power consumption 0.3 W/cm²
- A new iteration of MiniCactus has been submitted (May 2023), expected back December 2023
	- Improved front-end : better discriminator, programmable analog filtering
	- Altiroc-inspired Front-end designed and studied by IFAE, improvements in jitter and shorter signal expected
	- Irradiated MiniCactus v1 chips (10^{14} , 10^{15} , 10^{16} 1 MeV neq/cm²) under test, test setup has been modified to run at -15°C
- TCAD simulations support the possibility to implement a gain layer without modifying LF15A process
	- To be tested in an MPW run in 2024

Global trade-offs : time resolution is not everything

Conclusions

- A lot of activity underway on monolithic CMOS timing oriented sensor develópments
	- Many technologies are being evaluated
- Present performance not far from what could be needed for a timing layer or a TOF detector
- Integration in an actual experiment needs :
	- Careful trade off evaluation between timing performance, space resolution, power dissipation
	- A lot of work to integrate digital data processing in a fully monolithic design