






HKROC Tests & Results

Introduction

The HKROC ASIC

Block Diagram




On-board analogous signal input



HKROC digitization

FPGA
(Charge + Time output)


HKROC digitizer architecture



Block diagram




HKROC on Mezzanine daughter board



HG - MG - LG


- Pin 0 ↔ Ch. 0-1-2
- Pin 1 ↔ Ch. 3-4-5
- Pin 2 ↔ Ch. 6-7-8
- Pin 3 ↔ Ch. 9-10-11
- Pin 4 ↔ Ch. 12-13-14
- Pin 5 ↔ Ch. 15-16-17
- Pin 6 ↔ Ch. 18-19-20
- Pin 7 ↔ Ch. 21-22-23
- Pin 8 ↔ Ch. 24-25-26
- Pin 9 ↔ Ch. 27-28-29
- Pin 10 ↔ Ch. 30-31-32
- Pin 11 ↔ Ch. 33-34-35



Where we initially stood..

~ 800 p.e. input signal in one injection
pin (HG, MG and LG channels)

Signal in the other
channels



Identified Cross-talk


1. Diffuse cross-talk (negative), ASIC-wise.

✓ Decoupling capacitances added: **HKROC v0** → **HKROC v1b**.


2. Close cross-talk (positive), board-wise.

✓ **Mezzanine** single-layer daughter board → **BGA** multi-layer mother board.

From single-layer to multi-layer




Mezzanine daughter board
on Mother board



BGA mother board

Crosstalk measurements


Example (injection in channels 15-16-17)



(Negative) Diffuse Crosstalk Matrices – Board v2 (BGA)

Courtesy of Antoine

HKROC v0




Diffuse XT Reduction



from v0 to v1b
(ASIC-to-ASIC)

HKROC v1b




(Negative) Diffuse Crosstalk Histograms – Board v2 (BGA)

HKROC v0

(Pure) Negative Diffuse cross-talk


~ 10 ADC



HKROC v1b

(Pure) Negative Diffuse cross-talk

~ 3 ADC



Diffuse XT Reduction




by a factor ~ 3

From HKROC v0 → v1b: **Factor ~ 3 reduction** of neg. diffuse cross-talk.

(Positive) Diffuse Crosstalk Matrices – Board v2 (BGA)

HKROC v0




Diffuse XT Reduction



from v0 to v1b
(ASIC-to-ASIC)


HKROC v1b



(Positive) Diffuse Crosstalk Histograms – Board v2 (BGA)


HKROC v0

(Pure) Positive Diffuse cross-talk



HKROC v1b

(Pure) Positive Diffuse cross-talk



Diffuse XT Reduction




by a factor ~ 3

From HKROC v0 \rightarrow v1b: **Factor ~ 3 reduction** of pos. diffuse cross-talk
($\sim 1/15$ p.e. on HG).

Close Crosstalk Matrices - HKROC v1b

Board v1 (Mezzanine) [ADC units]




Close XT Reduction





from v1 to v2
(board-to-board)


Board v2 (BGA) [ADC units]




From Board v1 → v2: **Suppression** of the close cross-talk :
HG ch. → HG + LG ch.




Close Crosstalk Matrix




Expected in-layer cross-talk




Close Crosstalk Matrix




Expected in-layer cross-talk




Close Crosstalk Matrix




Abnormal cross-layer cross-talk




Close Crosstalk Matrix




High in-layer cross-talk





Close Crosstalk Matrix




High cross-layer cross-talk



Linearity measurements



Linearity measurements




- ➔ Linear dependance of the close cross-talk with injected charge.
- ➔ Threshold at ~ 200 p.e. for the close cross-talk ?

- Validated the reduction (factor ~ 3) of diffuse crosstalk: **HKROC v0** → **HKROC v1b**.
- Validated the reduction of close crosstalk: **Mezzanine board** → **BGA board**.
 - ➔ Survival 1-2% HG → MG close crosstalk.
 - ➔ Unexpected cross-layer close crosstalk + threshold ?

Time measurements

Before: Crosstalk measurements
Now: Time measurements

➔ Measure the Time of Arrival (ToA) of the signal.




HKROC digitization

S-curves for Time of Arrival (ToA)

$ToA_threshold = toa_vref<9:0> - trim_dac_toa<5:0>$



Courtesy of Denis



No trigger \longleftrightarrow Efficiency = 0%

S-curves for Time Of Arrival (ToA)



$ToA_threshold = toa_vref<9:0> - trim_dac_toa<5:0>$



Only triggers \longleftrightarrow Efficiency = 100%

S-curves for Time Of Arrival (ToA)

$$\text{ToA_threshold} = \text{toa_vref}\langle 9:0 \rangle - \text{trim_dac_toa}\langle 5:0 \rangle$$




Signal peak height \longleftrightarrow **Efficiency = 50%**

Here toa_vref = 162 \longleftrightarrow **threshold = 0.632 p.e.**

Courtesy of Denis

pin 1 - HG ch. 3, noise level=1/34 p.e.




Fit by error function on the 36 channels to extract the noise level:

< 1/22 p.e. for all channels!



















(Target threshold = 1/6 p.e.)

ToA measurements (threshold scan)

ToA mean (PMT waveform)



ToA std (PMT waveform)





















Around 1/6 p.e. threshold:

- ◆ **Even pin/channel:** explosion of the std for **1 p.e.** injected charge (PMT waveform)
- ◆ **Odd pin/channel:** explosion of the std for **10 p.e.** injected charge (PMT waveform)

➔ **Correspond to a « kink » in ToA mean, i.e. deformation of the pre-amp. signal feeding the TDC.**

ToA std (PMT waveform)




Further investigations suggested a coupling to the clock as an explanation

Without this coupling → well within the requirements to have ToA resolution < 300 ps for 1 p.e.



- If not for the clock coupling, ToA resolution well within HK requirements (< 300 ps at 1 p.e.)
 - ➔ Continue investigation on the coupling.
- Noise level confirmed to be moderate.
 - ➔ Check impact on noise trigger rate at 1 / 6 p.e. Required to be < 1 Hz.

Appendix


Injection Matrix - Chip v1b + Board v2 (BGA)



Input signal ~ 200 p.e.




ToA histograms (PMT waveform)





















ToA measurements (threshold scan)

ToA mean (Triangular waveform)



ToA measurements (threshold scan)

ToA std (Triangular waveform)




Around 1/2 p.e. threshold:

◆ **Even pin/channel:** explosion of the std for **1 p.e.** injected charge (PMT waveform)


➔ **Correspond to a « kink » in ToA mean, i.e. deformation of the pre-amp. signal feeding the TDC.**

ToA histograms (Triangular waveform)




Phase scan for 1 p.e. signal

1 p.e. Triangle signal / Injection pin n°6 (HG ch. 18)



1. p.e.



0. p.e.