

VTX detector for the Belle II Experiment

Roua BOUDAGGA

boudagga@cppm.in2p3.fr

20/09/2023

Belle II Experiment

01

Vertex detector VXD

VTX concept

04 Tower Jazz-Monopix 2 chip

OBELIX sensor : Optimized BELLE2 pIXel sensor

Belle II Experiment

o Located at the SuperKEK-B collider in Tsukuba,Japan

 \circ Asymmetric e⁺- e⁻ collider at 4 / 7 GeV and \sqrt{s} = 10.58 GeV

- o Target integrated luminosity of 50 ab⁻¹
- o Target instantaneous luminosity of $6x10^{35}$ cm⁻² s⁻¹

o A long shutdown (LS2) is foreseen around year 2027

Current vertex detector VXD

- \circ The main tracker device is the central drift chamber (CDC), which is complemented by a vertex detector (VXD).
- \circ Its main task is the precise estimation of decay vertices in addition to very low momentum track finding.
- \circ Two different technologies compose the VXD :
	- o Two layers of DEPFET pixels (PXD)
	- o Four layers of double sided silicon strip sensors (SVD)

VTX upgrade concept

- o The VTX Upgrade Concept scheduled for 2027/2028
- o A new fully pixelated CMOS detector to replace the VXD **VTX** c c
- o Reduced material budget ∼ 2.5%X0 instead of 3.8%X0 (sum of all layers) \overline{r}
- o Improved tracking resolution
- o Increase space-time granularity
- o 5 straight layers :
	- o L1 and L2 (iVTX)
	- \circ L3 to L5 (oVTX)
- o Identical chips on all layers: **O**ptimized **BEL**le II p**IX**el sensor
- o **D**epleted **M**onolithic **A**ctive **P**ixel Sensors (**D**MAPS) process

VTX upgrade requirements

Fast sensor integration time : 25 to 100 ns

High granularity (pixel pitch in the range 30-40 μ m²)

Low material budget ∼ **2.5%X0** (sum of all layers)

Limited power dissipation (maximum allowed of 200 mW/cm²)

VTX detector mechanics

post-processing

Mounting hole

 $~20$ mm

Demonstrator: Resistive heaters later: DMAPS sensors

Polymer bulk silicor

RDL metal (Cu

 \Box

\circ L3 to L5 (oVTX):

- o Radii at 39, 90, 140 mm
- o Carbon fiber support frame
- o Cold plate with water cooling
- o ∼ 0.4 %X0 for L3
- o ∼ 0.8%X0 for L4 & L5

IDI ID

 $~\sim$ 120 mm

RDL metal (Cu)

metal stack(Al)

Thinned to ~40 ur

Tower Jazz-Monopix 2 chip

TJ-Monopix readout scheme

- o Developed for ATLAS experiment (2020)
	- o FE derived from ALPIDE
	- o Column-drain R/O architecture
- o DMAPS Tower Jazz 180 nm process
- \circ 2 × 2 cm² chip : 512 × 512 pixels
- o Pixel pitch: $33.04 \times 33.04 \mu m^2$
- o Expected from design:
	- o ∼ 100 e− min. threshold
	- o 5-10 e− threshold dispersion (tuned)
	- \circ >97% efficiency at 10^{15} n_{eq}/cm^2
	- \circ ~ 5 e− noise
	- Fully efficient with hit rate 120 MHz/cm²
	- o MIP ∼ 2500e−

Pixel Matrix: TJ-Monopix 2

Kostas Moustakas thesis (https://cds.cern.ch/record/2782279?ln=fr)

- o 17mmx17mm active area
- o Four pixel Front-End (FE) flavors with differences in pre-amplifier, sensor coupling and biasing
- o Two columns for Analog Monitoring
- o Full custom in-pixel digital

Pixel Matrix: Analog Front End

Pixel Matrix: Analog Front End simulation

Objective : Reduction of the TJ-MONOPIX2 front-end (FE) preamplifier's power consumption

The power consumption can be reduced by 35%

Pixel Matrix: Analog Front End simulation

- \circ On going : study of reducing the main biasing current in order to have low power dissipation
	- Lowering the main biasing current from 500 nA to 300 nA leads to a lowering of the power dissipation by 35% (for both Normal FE and cascode FE).
	- o However by reducing the current Ibias , we have small variation on peaking time
	- The gain of the preamplifier is also reduced but it can be improved by varying the feedback current Ithr while keeping a signal-to-noise ration (SNR) as high as possible.

The cascode Front End flavor is chosen for OBELIX

TJ-Monopix 2 testing

- o Characterization on-going
	- o Threshold (lowest value, dispersion)
	- o Noise testing
	- o ToT (Time Over Threshold) calibration

- o Setup composed by BDAQ53 board and DUT board through a display port
	- \circ Use a external power supplies for the main powers
	- o Software is based python3.8, use ananconda as environement, Basil3.2.0 as low level and TJMonopix2 software available on Silab Git repository

TJ-Monopix 2 testing

-
- o The internal injection test :
	- o A deliberate amount of known charge is introduced into the pre-amplifier of the system
	- The output generated is then quantified using the Time Over Threshold
- \circ S-curve tests to determine threshold : as the injected charge, at which a 50% occupancy is reached
- The noise level can be determined from the slope of the

- o Tests done in in Bonn, Pisa, HEPHY, CPPM, Gottingen \Box o Beam testing performed at DESY in Jun 2022 (4 GeV e-)
	- o Unirradiated chips
		- o Preliminary settings used
		- o Very high thresholds ∼ 550 e−
		- o Hit efficiency: 99.54 +- 0.04 %
		- o Cluster position residuals: 9.15 um

- o New test beam in July 2023:
	- o Lower threshold settings
	- o Angle scan
	- o Efficiency for irradiated chip $10^{14} 10^{15} n_{eq}$ /cm²
	- o Data analysis ongoing

OBELIX sensor

Pixel matrix

- o Copied from TJ-Monopix2
- o Radiation tolerance granted
- o Possible power optimisation

Power pads

- o Power regulators added
- o Simplified system integration

Periphery

- o Main clk-in : 160MHz
- o New end-of-column adapted to Belle II trigger
- o Timestamped hits stored in memories
- o Read-out when timestamp matched with trigger
- o Single output at 320 MHz average bandwidth
- o RD53 control/readout protocol
- o The OBELIX sensor is under development
- o Derived from the existing TJ Monopix2 chip
- o Matrix size: 464x896 pixels
- o Timestamp resolution: ~50ns
- o Power consomption < 1.5 W
- o Up to 10µs trigger latency
- o Technology : Tower-Jazz 180 nm

OBELIX : Digital Blocks

o Module division : 4 main parts

❶SCU – sync & clk divider: clock divider, Rx_data SIPO synchronization

❷CRU – Control Unit: Implementation RD53B interface, main functions: command decoder, global register configuration

❸TRU – Trigger Unit: Manage pixel data from the matrix-EOC and wait for the trigger to pick them for output

4 TXU – TX Unit: generate output data and sequential output, main functions: data framing, serializer

OBELIX Power Management

- o Long linear ladders: voltage drop across ladder
- o Narrow LDOs (Low Dropout) on both sides of the chip
- o Input voltage 2 to 3 V
- o LDO allows to compensate the voltage drop
- o LDOs cause some dead area, but TJ-Monopix2 matrix requires power from the sides
- o Aspect ratio of regulators as high as possible to keep dead area small

michael.karagounis@fh-dortmund.de

Aix*Marseille

Conclusion and outlook

- The upgrade to Depleted CMOS MAPS technology offers a promising path for enhancing the SuperKEK-B vertex detector
- The OBELIX chip is based on the analog part of TJ-Monopix2
- The careful characterization of the TJ-Monopix2 sensor matrix is crucial for the VTX Upgrade proposal
- Possibility to reduce the biasing current of the Front End in order to have less power consumption
- The OBELIX design is in development, with the aim of submitting it at the end of the year
- The VTX collaboration will contribute to a conceptual design report (CDR) for the Belle II upgrade by end 2023 and continue to work on testing and developing the system

Thank you

Backup slides

20/09/2023 boudagga@cppm.in2p3.fr

Depleted **M**onolithic **A**ctive **P**ixel **S**ensors

- o Sensor and readout electronics on single wafer
- o DMAPS combines the compactness of **CMOS sensor** with the performance of **hybrid planar silicon sensors** by :
	- o using high-voltage compliant CMOS processes
	- using an isolated deep well that collects charge and includes both analogue and digital circuits : monolithic pixel

- o Large signal and fast charge collection
- \circ Sensors can be thinned to 50 μ m without signal loss
- o Sensors can operate in a high rate environment (< 25 ns)
- o Good radiation tolerance

