

# Intel® FPGA with Integrated ADC/DACs



# REW All Digital Beamforming Transformation


- All digital beam forming required for future threats including swarm of drones
- Reduction in SWAP\* requirements drive need for heterogeneous integration
- Thousands of array elements in a given system with data converter at each element will radically change market dynamics



\* SWAP = Size, Weight and Power




# EMIB technology



- Allows integration of high-performance analog converter chipelets regardless of process node, foundry, or IP provider with Intel® FPGA
- Provide lower latency versus JESD204c
- Provide lower power per bit versus JESD204c


# Chipllets




<https://www.intel.com/content/www/us/en/products/docs/programmable/direct-rf-series-fpga-white-paper.html>

# AIB Overview

- Support peer-to-peer high bandwidth parallel communication
- Open to download from Intel Website
- Versatile per-channel clocking in both directions
- Streaming or transactional protocols can be implemented on top of AIB
- AIB's flexible IO cell permits arbitrary TX, RX, clock and control mapped by the protocol layer above




# Why Direct RF?




## Direct RF Architecture

- Least analog circuitry required
- Highest performance
- Smallest form-factor
- Fastest time-to-market, lowest risk
- ~32GHz of BW



## Direct IF Architecture

- Moderate analog circuitry required
- Modest performance
- Large form-factor
- Slow time-to-market, medium risk
- ~1 to 2GHz of BW



## Superheterodyne Architecture

- Most analog circuitry required
- Lowest performance
- Largest form-factor
- Slowest time-to-market, most risk
- ~100 to 200MHz of BW


Increased performance, lower power, smaller size

<https://www.intel.com/content/www/us/en/architecture-and-technology/programmable/analog-rf-fpga.html>

# Direct RF Sampling Advantages



- Eliminates analog tuner circuitry
- Provides real-time frequency agility
  - Multi-mode radar / EW
- Provides wider bandwidths
  - EW countermeasures

Advantage in Size, Weight,  
Power, Cost, and Capability  
Up to 90+% Savings in Size






# Integration



# Intel® Stratix® 10 AX and Intel Agilex® 9 FPGA Direct RF-Series



1SA28S

## Intel® Stratix® 10 AX FPGA

Intel® Stratix® 10 FPGA 2.8  
MLE  
+  
8-Channels ADC/DAC



AGRW014

## Intel Agilex® 9 FPGA Direct RF-Series

Intel Agilex® FPGA 1.4 MLE  
+  
4-Channels ADC/DAC



AGRW027

## Intel Agilex® 9 FPGA Direct RF-Series

Intel Agilex® FPGA 2.7 MLE  
+  
8-Channels ADC/DAC


# Devices family

- Agilex based



Product Name	Logic Elements (LE)	18x19 Multipliers	# of ADC/DAC	Sample Rate (Gsps)	# of Bits Resolution	Embedded Memory (Mb)	Quad Core ARM	XCVR's	PCIe	Package
<a href="#">Intel® Agilex™ Direct RF-Series SoC FPGA AGRW014</a>	1437	9020	4/4	64/64	10/10	190	Yes	58G PAM-4, 32G NRZ	4.0	45x32
<a href="#">Intel® Agilex™ Direct RF-Series SoC FPGA AGRW027</a>	2693	17056	8/8	64/64	10/10	287	Yes	58G PAM-4, 32G NRZ	4.0	52.5x42.5
<a href="#">Intel® Agilex™ Direct RF-Series SoC FPGA AGRM027</a>	2693	17056	20/16	4/12	14/14	287	Yes	58G PAM-4, 32G NRZ	4.0	56x45

# Intel® FPGA with Integrated ADC/DACs



- up to 64GSPS sample rate
- EMIB technology
- AIB physical layer protocol

# Overview

Stratix 10

Agilex

Product Name	Logic Elements (LE)	18x19 Multipliers	# of ADC/DAC	Sample Rate (Gsp/s)	# of Bits Resolution	Embedded Memory
Intel® Stratix® 10 AX SOC FPGA 1SA28	2753	11520	8/8	64/64	10/10	244
Intel® Agilex™ Direct RF-Series SoC FPGA AGRW014	1437	9020	4/4	64/64	10/10	190
Intel® Agilex™ Direct RF-Series SoC FPGA AGRW027	2693	17056	8/8	64/64	10/10	287
Intel® Agilex™ Direct RF-Series SoC FPGA AGRM027	2693	17056	20/16	4/12	14/14	287

2 A tiles

1 A tile


2 A tiles

Wide Band


Mid Band

<https://www.intel.com/content/www/us/en/architecture-and-technology/programmable/analog-rf-fpga.html>

# Schematic Representation





high-density, high-performances FPGA



8 ADC and 8 DAC per device  
running 64GSPS per ADC or  
DAC


# Block diagram

Coarse DDC  
Coarse DUC  
Fine DDC  
Fine DUC  
NCOs




<https://www.intel.com/content/www/us/en/architecture-and-technology/programmable/fpga-integrated-data-converter-solution-brief.html>

# Analog performance: 25GHz of instantaneous bandwidth with a 65 dBc SNR






# Intel® FPGA with Integrated ADC/DACs board




# RF performance sweeps

# ADC NSD Sweep



# ADC NSD Performance Summary





# Intel Agilex<sup>®</sup> 9 FPGA Direct RF-Series Spurious Frequency Calculator

Intel A-tile ADC Spur Calculator			
<i>Note: predicted spur locations in this calculator are based on the ADC architecture. Only spur locations, not magnitude are shown. Spurs at some locations may have a very low magnitude and not be visible above the noise floor.</i>			
User should fill out boxes in Orange.			
Parameter	Value	Unit	Allowed entries
Fs	64	Gsps	(40, 64)
Fundamental	12.58496	GHz	(0.1, 36)
NCO entry option	frequency		[drop down]
NCO frequency entry	12	GHz	
Coarse NCO step entry	22	step	(-64, 63)
Decimation factor	16		[drop down]
NCO frequency	12	GHz	
IBW	4	GHz	


1. Enter the sample rate.  
2. Enter fundamental RF input frequency.  
3. Select to enter NCO by frequency or coarse step. Fill out 3a or 3b, accordingly.  
3a. Enter the NCO frequency.  
3b. Enter coarse NCO step.  
4. Select decimation factor.  
NCO frequency result calculated from User inputs.  
IBW result calculated from User inputs.

Highlighted spur locations are present inside the IBW.

Harmonic Calculator		Interleaving Spur Calculator			Sampler Spur Calculator	
Name	Harmonics (GHz)	Index	Gain and Phase Spurs (GHz)	Offset Spurs (GHz)	Spur Index	Spurs (GHz)
Fundamental	0.585	32	0.585	0.585	1	-8.000
HD2	13.170	0	-0.415	1.585	2	-4.000
HD3	14.245	1	-1.415	2.585	3	0.000
HD4	1.660	2	-2.415	3.585	4	4.000
HD5	-10.325	3	-3.415	4.585	5	8.000
HD6	-0.430	4	-4.415	5.585	6	12.000
HD7	12.095	5	-5.415	6.585	7	16.000
HD8	15.320	6	-6.415	7.585		
HD9	2.735	7	-7.415	8.585		
HD10	-3.850	8	-8.415	9.585		
HD11	-1.565	9	-9.415	10.585		
HD12	11.020	10	-10.415	11.585		
HD13	16.396	11	-11.415	12.585		
HD14	3.811	12	-11.585	13.585		
HD15	-8.774	13	-10.585	14.585		
HD16	-2.641	14	-9.585	15.585		
HD17	9.944	15	-8.585	16.585		
HD18	17.471	16	-7.585	17.585		
HD19	4.886	17	-6.585	18.585		
HD20	-7.693	18	-5.585	19.585		
		19	-4.585	19.415		
		20	-3.585	18.415		
		21	-2.585	17.415		
		22	-1.585	16.415		
		23	-0.585	15.415		
		24	0.415	14.415		
		25	1.415	13.415		


Excel-based Spur Calculator

Largest spur




EVP Spur Calculator analysis mode

# ADC Spurious Performance Sweep




# ADC Spurious Performance Summary








# DAC IMD Sweep




Appuyez sur Échap pour quitter le mode plein écran.


# DAC IMD Sweep



# DAC IMD Sweep




# DAC IMD Performance Summary



The Intel logo is centered on a solid blue background. It consists of the word "intel" in a white, lowercase, sans-serif font. A small blue square is positioned above the letter 'i'. To the right of the word "intel" is a registered trademark symbol (®).

intel®

# ADC/DAC details: 64Gbps with 25GHz of instantaneous bandwidth and with a 65 dBc SNR



Data converter chiplets include Numerically controlled Oscillators (NCOs) and integrated Digital Up Converters (DUCs) and Digital Down Converters (DDCs) that eliminate a substantial amount of analog circuitry


# Tile architecture

## Clocking

- Clock Distribution Network
- External clocking
- Per channel CMU pll

## AIB


- Data flexibility
- 1Tbit bandwidth





# Differential inputs


- A wideband balun is used to convert from common mode to differential inputs




# Intel Agilex® 9 FPGA Direct RF-Series Evaluation Platform (EVP)



Testbench enablement




EVP Block Diagram




ADC capture



Intel Agilex® 9 FPGA Direct RF-Series Development Kit



MATLAB script interface



DAC capture

# ADC NSD Demo

$F_s = 64$  Gps  
No decimation  
RF input level = -10 dBFS  
Sweep entire first Nyquist zone

