

SiW-ECAL for CALICE, LUXE and Higgs Factories



Vincent Boudry



IN2P3
Les deux infinis



Institut Polytechnique de Paris
for the **CALICE SiW-ECAL groups**



This project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement No 101004761.



Plan

Introduction

Problématiques et buts : les detecteurs aux usines à Higgs

Prototypes (≤ 2026)

- CALICE
- LUXE

Developpements (≥ 2026)

pour les usines à Higgs/Top/EW (HET)

Compléments :
ASICs [CdIT]
DRD calo [RP]

Highly-Granular ECAL at Higgs Factories for Particle Flow Approach based detectors

Full Reconstruction of single particles

- Charged measured mostly from trackers
- Neutrals only measured from calorimeters

→ Large Tracker

- Precision and low X_0 budget
- Pattern recognition

→ High precision on Si trackers

- Tagging of beauty and charm

Large acceptance


→ Highly Granular Imaging Calorimetry

Particle Flow Algorithms :


- Jets = 65% charged Tracks + 25% γ ECAL + 10% h^0 E+HCAL
- TPC $\delta p/p \sim 5 \cdot 10^{-5}$; VTX $\sigma_{x,y,z} \sim 10 \mu\text{m}$

τ tagging + timing

H. Videau and J. C. Brient, "Calorimetry optimised for jets," (CALOR 2002)



Pandora PFA: EPJ C77 (2017) 10, 698



Software Weighing

Confusion (cluster misattrib, merging)




Low E jets \Rightarrow where PFA brings most

Particle Flow Detectors at Higgs Factories

Basis: sep of $H \rightarrow WW/ZZ \rightarrow 4j$

$$- \sigma_Z/M_Z \sim \sigma_W/M_W \sim 2.7\% \oplus 2.75\sigma_{\text{sep}}$$

$$\Rightarrow \sigma_E/E (\text{jets}) < 3.8\%$$



Particle Flow ECAL should :


spot tracks & showers from charged (h^\pm, e^\pm)

measure Photons in jets & Tau physics (γ vs π_0)

measure 2/3 of neutral hadrons interacting in the ECAL


measure Time-of-Flight (10's ps)

An Ultra-Granular SiW-ECAL for experiments



Particle Flow optimised calorimetry

- Standard requirements
 - Hermeticity, Resolution, Uniformity & Stability ($E, (\theta, \varphi), t$)
- PFlow requirements:
 - Extremely high granularity
 - Compacity (density)



SiW+CFRC baseline choice for future Lepton Colliders:

- Tungsten as absorber material
 - $X_0 = 3.5 \text{ mm}, R_M = 9 \text{ mm}, \lambda_1 = 96 \text{ mm}$

Narrow showers
Assures compact design

To be assessed by prototypes

- Silicon as active material

Support compact design: Sensor+RO \leq 2mm



Allows for ~any pixelisation

Robust technology

Excellent signal/noise ratio: ≥ 10



Intrinsic stability (vs environment, aging)



Albeit expensive...

- Tungsten–Carbon alveolar structure


Minimal structural dead-spaces





Scalability




Modular & Transverse Constraints





'dead space free'
Carbon Fibre-W
Structure



Technological (now)

- Embedded electronics
 - Power-Pulsed, Auto-Trig, delayed RO
 - $S/N = (MPV/\sigma_{Noise}) \geq \sim 12$ (trig)
- Compatible w/ 8+ modules-slab
- $5 \times 5 \text{ mm}^2$ on $320\text{--}650 \mu\text{m}$ $9 \times 9 \text{ cm}^2$
x 26–30 layers
- 8k (slab) ~ 30k (calo) channels

We are here

Pilote

- 1M
70M channels

Full Detector

- on $750 \mu\text{m}$ $12 \times 12 \text{ cm}^2$ 8" Wafers ?
- Pre-industrial building
- Full integration (\supset cooling)
- Final ASIC


Physical (2005-11)

- $1 \times 1 \text{ cm}^2$ on $500 \mu\text{m}$ $6 \times 6 \text{ cm}^2$
Pad glued on PCB
Floating GR
- x 30 layers (10k chan).
- External readout
- Proof of principle

Most complex element: electro-mechanical integration

- Powering, Distrib / Collect signals from ASICs, Analog & Digital with dyn. range ≥ 7500
 - Single End operation \rightarrow Chaining for 8–10 boards
- **Mechanical** placer & holder for Wafers $\rightarrow \leq 50\mu\text{m}$ lateral precision, flatness
- **Thickness** constraints \rightarrow Calorimeter Compactness

Milestone	Date	Object	Details	REM
1 st ASIC proto	2007	SK1 on FEV4	36 ch, 5 SCA	proto, ≤ 2000 mips
1 st ASIC	2009	SK2	64ch, 15 SCA	3000 mips
1 st PCB proto	2010	FEV7	8 SK2	COB
1 st working PCB	2011	FEV8	16 SK2 (1024 ch)	CIP (QGFP)
1 st working ASU in BT	2012	FEV8	4 SK2 readout (256ch)	S/N $\leq \sim 14$ (H Gain), no Power Pulsing retriggerers 50–75%
1 st run in PP	2013	FEV8-CIP		BGA, Power Pulsing
1 st full ASU	2015	FEV10	4 units on test board 1024 channel	S/N ~ 17 –18 (H Gain) retrigger $\sim 50\%$
1 st SLABS	2016	FEV11	10 units	Noise issues
pre-calo	2017	FEV 11	7 units	S/N ~ 20 (12) _{Trig} , 6–8 % masked
1 st technological ECAL	2018	FEV11, 12 13 Compact Calo Long Slab	SK2 & SK2a (\rightarrow timing) 8 ASUs	Improved S/N Timing enabling
1 st working COB, new DAQ	2019	FEV-COB	2x1/4 ASUs Cont. power.	Technical
2 nd tech ECAL	20–22	5 types FEV's	H. Gain, Cont. Power	320, 500, 650 μm




Present 'FEV-zoo'




FEV10, 11, 12

- BGA packaging
- Incremental modifications
- From v10 -> v12
- Main “Working horses” since 2014



FEV-COB

- Chip-On-Board : ASICs wirebonded in cavities
 - Thinner than FEV with BGA
- Based on FEV11
 - External connectivity compatible



FEV13

- BGA packaging
 - Improved routing
 - Local power storage
 - Different external connectivity




Compact DAQ readout

“Dead space free” granular calorimeters → ~ 30 mm space
ECAL-HCAL

- Compact DAQ
- in use in BT since 2019

LabWindows + scriptings

- Full debug system
- ↔ EUDAQ
 - Combined running



Acquisition software

Written in C under Labwindows CVI

- Handle whole detector
- Two sides with 15 SLABs
- 5 ASU per SLAB


Make advanced measurements

Hardware automatically detected


- Number of SLAB
- FEV type + number of ASU

Slowcontrol:


- All parameters programmable
- Integrated analysis



Pedestal meas.




S-Curve on FEV2



CALICE SiW-ECAL Technological Prototype

Beam tests (... at last!)



Nov. 2021 + March 2022 : electrons of 1–6 GeV (4th attemp...)

- 15 layers of 1024 cells + Compact “ILD-like” DAQ
- 5 types de VFE boards (FEV10, 11, 12, 13, COB) \otimes 3 Wafer thicknesses (320, 500, 650 μm)
- 2 Tungsten absorbers configurations.


~3 weeks of commissioning and training

- Mechanical structure (adding or removing the tungsten plates)
- Hold values, Gain optimization, Threshold optimization, single cell calibration, etc
- ~500k fits (15 boards \times 16 ASICs \times 64 ch \times 15 SCAs \times 2 gains)
- Test of combined DAQ : ECAL + AHCAL
- Full simulations (\Rightarrow cell masking)


1st full shower profiles & resolutions

- Filtering needed (retriggers, events splitting, ...)





Vincent.Boudry@in2p3.fr






cell count CALICE work in progress




J. Kunath,
PhD, Prelim !






Pedestal widths, 1st memory cells, per asic


COB



FEV12



FEV13



- (Average \pm Standard Deviation) of Sigmas for all 64 channels in the same chip
- Latest PCBs, with optimized routing of power distribution shows better behavior
- Slightly larger spread on COB due to a near lack of decoupling capacitors

Beam test: CERN



Electron

2 weeks in June @ SPS-H2

– SiW-ECAL + AHCAL

15 layers, 1 configuration W

– Running : 75% of time :

- e : 10, 20, 40, 60, 80, 100, 150 GeV
- μ : 50, 150 GeV
- π : 10, 20, 70, 100, 150, 200 GeV

Two issues:

– Increased delaminations of wafers on the edges

under investigation; main suspects:

Too much handling; Small batch production; Glue aging

– Collective wafer trigger at high energy (≥ 20 GeV)

- linked to HV distribution




Fig. Simulation e- 10 GeV




Fig. Reconstructed e- 10 GeV




Fig. Simulation e- 100 GeV







Fig. Reconstructed e- 100 GeV

MIP calibration



- We have good layers ...
 - Homogeneous response to MIPs over layer surface
 - Here white cells are masked cells due to PCB routing
 - Understood and will be corrected




... and not so good layers

- Inhomogeneous response to MIPs
 - Partially even no response at all, in particular at the wafer boundaries
 - To be understood, may require dedicated aging studies
- Have since last week access to the different stages of the ASICs
 - => major debugging tool
- In any case less good layers will be replaced in coming months

Power distribution dedicated for LONG SLAB


Expected results



In the electrical long SLAB, 8 boards are chained and due to resistivity of layer per board on analog 3.3V, we measure voltage drop along the long SLAB coupled with bandgap distribution.




ASU* (Active Sensor Unit)



Add filter to generate local preamplifier power supply




→ We decide to generate local power supply with LDO (Low Drop Out) to cancel voltage drop and reduce common noise.

New front end board FEV2.0 (2021)



Observation from previous test beam @ DESY 2018 with electrical long SLAB:


- Voltage drop
- Clock configuration integrity
- Power pulsing



New feature of FEV 2.0:

- 1 LDO (low drop out) per SK2A on analog power supply
- 1 LDO per 4 SK2A on digital power supply
- Add buffer on configuration clock (every 8 SK2A)
- Driving HV (up to 350V) + add filter for each wafer
- Improve shielding for analog signal and power supply

6 months delayed due to cabling problem components supply



LUXE

Physics:

- QED in High Fields:
 - $e+\gamma \rightarrow e\gamma$, $\gamma+\gamma \rightarrow e\bar{e}$
 - Schwinger's limit
- BSM: Axions Like Pseudo Scalar, ...

Beams:

- XFEL beam **10 Hz**, $1.6 \cdot 10^9 e^-$, $E_e \leq 17.5 \text{ GeV}$
- Laser : 40-350 TW, 30 fs, 1 Hz
 - $\rightarrow 1.5 \cdot 10^{20} \text{ W/cm}^3$
- ≥ 2025 at DESY/XFEL


ECAL's:

- $5 \times 5 \text{ mm}^2$ cells, $20 X_0$, 12? layers, 20 %/ \sqrt{E}
- Si+W or GaAs+W \rightarrow FCAL and/or CALICE

Q? Optimal sampling for $E_e \leq 17.5 \text{ GeV}$?


- \supset Hit counting, shower separations

**γ -laser setup
(Not in scale)**



CALICE SiW-ECAL
 $2-3 \times 18 \times 18 \text{ cm}^2$

Overlap of showers
 $E(x, z) \rightarrow$ Small R_M



SiW-ECAL for circular EW/Higgs Factories

Running conditions

Linear e+e- (ILC, HL-ILC, ...)


- 250 GeV (ZH), 365 GeV (tt), 500 GeV (ZHH) + [1000 GeV], $\mathcal{L} \sim \text{cst.}$
- Power pulsing : 5 [10–15]Hz \times 1 [2] ms

Circular e+e- (CEPC, FCC-ee) :


- $90\text{GeV} \times 10^7 \text{ fb} \times 5 \cdot 10^{36} \text{ cm}^{-2} \text{ s}^{-1}$ (qq \times 20,000 ILC @ 250GeV)
- 150 GeV (WW) + 250 GeV (ZH) + 365 GeV (tt)
 $\sim 10^4 \text{ fb} \times 5 \cdot 10^{35} \text{ cm}^{-2} \text{ s}^{-1}$ (qq \times 5–10 ILC @ 250)

Paradigme Change: *Continuum hypothesis*

- ASIC, Power/Cooling, DAQ, *Granularity, Precisions (E, t), New ideas...*



Status of the CEPC, October 2022 J. Guimarães da Costa



HL-ILC:

- $\mathcal{L} \times 4$ (6)
- $N_{\text{bunches}} \times 2 : \tau_{\text{Train}} : 1 \rightarrow 2 \text{ ms}$
- $f_{\text{rep}} \times 2$ (3): 5 \rightarrow 15 Hz

Dominated by ACQ time:

$$P(\sim 25\mu\text{W}/\text{ch}) \times 6$$

HL-CLIC:

- $\mathcal{L} \times 2$
- $N_{\text{bunches}} \rightarrow : \tau_{\text{Train}} : 176 \text{ ns}$
- $f_{\text{rep}} \times 2 : 50 \rightarrow 100 \text{ Hz}$

Dominated by Set-up &

Conversion time: $P(\sim 82\mu\text{W}/\text{ch}) \times 2$

FCC-ee parameters		Z	W*W'	ZH	ttbar
\sqrt{s}	GeV	91.2	160	240	350-365
Luminosity / IP	$10^{34} \text{ cm}^{-2} \text{ s}^{-1}$	230	28	8.5	1.7
Bunch spacing	ns	19.6	163	994	3000
"Physics" cross section	pb	35,000	10	0.2	0.5
Total cross section (Z)	pb	40,000	30	10	8
Event rate	Hz	92,000	8.4	1	0.1
"Pile up" parameter [μ]		10^{-6}	1,800	1	1

<https://indico.cern.ch/event/1064327/contributions/4893208/>
 Mogens Dam @ FCC Week, 10/06/2022

	Higgs	W	Z	ttbar
Bunch number	249	1297	11951	35
Bunch spacing [ns]	636	257	23 (10% gap)	4524
Bunch population [10^{10}]	14	13.5	14	20
Bunch number	415	2162	19918	58
Bunch spacing [ns]	385	154	15 (10% gap)	2640
Bunch population [10^{10}]	14	13.5	14	20

Snowmass2021 White Paper AF3-CEPC, arXiv:2203.09451

Detector Parameters: scaling rules

- Cell lateral size
 - Shower separation (EM~2×cell size)
 - Cell time resolution (1 cm/c ~ 30 ps)
 - Time performance for showers
 - » ParticleID, easier reconstruction
- Longitudinal segmentation
 - sampling fraction
 - E resolution (ECAL ~15%/√E)
 - shower separation/start
- ECAL inner radius; Barrel Z_{start}
- ECAL-HCAL distance
- Barrel-Endcap distance
- Dead-zones sizes (from Mechanics, Cooling)

Number of cells ↗ ⇒ Cost ↗ (1/size²)
Cell density ↗ ⇒ Power consumption ↗

Time resolution ↘ ⇒ Power ↗

threshold, passive vs active cooling
dead-zones ↗




BEING FULLY RE-EVALUATED (→ ILD, CLD)
for EW region with realistic ASIC hypothesis

Inner Radius ↗ ⇒ Tracking performance ↗
Cost ↗² (⇒ Magnet, Iron)



Gaps ↗ ⇒ PFlow performances ↘
↳ Active cooling

Review of physical implication (from TeV): see [Linear collider detector requirements and CLD, F. Simon @ FCC-Now \(nov 2020\)](#)
Physics Requirement studies @ 250 GeV: see [Higgs measurements and others, M. Ruan @ CEPC WS, \(nov 2018\)](#)

Services: integration & cooling




- Pipe insertion process introduces some efficiency loss due to the thermal contact resistance.
- The benefit remains significant with regard to a passive cooling



= 2x cont. operation of a SLAB

Timing in calorimeters: 0.1-1 ns range

Cleaning of Events




[CLIC CDR: 1202.5940]

adapted from L. Emberger
Vincent.Boudry@in2p3.fr

Particle ID by Time-of-Flight

- Complementary to dE/dx
 - here with 100ps on 10 ECAL hits




S. Dharani, U. Einhaus, J. List

See [Cluster timing and leakage in time at the CEPC baseline Calorimeter](#)
(Yuzhi Che)

Ease Particle Flow:

- Identify primers in showers
- Help against confusion
better separation of showers
- Cleaning of late neutrons & back scattering.
- Requires 4D clustering




Ch. Graf


Timing Studies

2015 CMS HGCAL CERN timing test beam

– Time resolution vs S/N ratio



CMS Experiment at LHC, CERN
 Data recorded: Thu Jan 1 01:00:00 1970 CEST
 Run/Event: 1 / 1
 Lumi section: 1





Transparent cells => no timing
 Solid cells => timing information $\sim 50\text{ps}$

Vincent.Boudry@in2p3.fr

CALICE / ILD

– Bulk Timing



See Cluster timing and leakage in time at the CEPC baseline Calorimeter (Yuzhi Che)

Detector optimisation for Higgs Factories

Continuous running \neq Pulsed running

- Power $\times 100$!

Low energy (90 GeV)

- Lower energy – less focused jets
 - Lower granularity needed (1–2 cm OK ?)
 - Lower dynamic range
- Other criterions ? Tagging


... but not so for the rest ($\geq \sim 250$ GeV)

Reduce the number of layers + thicker sensors

- See “Small ILD” model
- 6” \times 500 μ m wafers \rightarrow 8” \times 725 μ m (resolution $1/\sqrt[5]{d}$)

One size fit all ?

- Have a dynamic granularity ?



- Have a semi-digital readout ?

- Hit counting for low energy
- E measurement for high energies


Use full simulations to estimate fluxes :
- Occupancy, Power, Data ...
- ... for various hypothesis (\mathcal{L} , Granularity, ASIC technology, DAQ scheme, ...)

New ASIC:

DRD6 Common readout ASICs proposal [AGH, Omega, Saclay]



- Develop readout ASIC family for DRD6 prototype characterization
 - Inspired from CALICE SKIROC/SPIROC/HARDROC/MICROROC family
 - Targeting future experiments as mentioned in ICFA document (EIC, FCC, ILC, CEPC...)
 - Addressing **embedded electronics** and detector/electronics coexistence + **joint optimization**
 - Detector specific front-end but **common backend**
 - ⇒ allows common DAQ and facilitates combined testbeam
- Start from HGCROC / HKROC : Si and SiPM
 - **Reduce power** from 15 mW/ch to few mW/ch
 - Allows better granularity or LAr operation
 - Extend to LAr (cryogenic operation) and MCPs (PID)
 - Remove HL-LHC-specific digital part and provide flexible **auto-triggered** data payload
 - Several improvements foreseen in the VFE and digitization parts
- Several other ASICs R/Os also developed in DRD6 and it is good !
 - FLAME/FLAXE, FATIC...
 - Waveform samplers : commercial or specific (e.g. SPIDER)
 - DECAL



CdLT : future chips DRD6 10 jul 23

8

Low Power

- Timing ?

Low occupancy

- Self-trigger
- Less memory
 - if continuous readout

Optimized dynamic range (silicon)









Silicon Sensors

Cost driver

- ~30% of the total cost of the SiW-ECAL
 - ⇒ Units Cost reduction (**CALIIMAX** project)
- Decoupling of Guard Ring (Square Events)
- new design of ILD detector

Command Sensors (@ Hamamats)

- ⚠ Minimal cost of Command $\geq 20k\text{€}$
- direct contact with HPK engineers
- Possibility of design for 8" in 186mm alveola
320 → 550, 650 → 725 μm ?



'quantum unit' of ILD dimensions (here 6" wafer)

Conclusions


SiW-ECAL technological prototypes

- **2022: Heterogeneous 15 layers**
 - 1st full calorimeter working [DESY22, CERN22]
 - Shower seen, Detailed simulation ready
 - Analysis on-going → resolutions, ...
 - Numerous emerging issues
 - gluing, HV filtering at high energy
- **2024: Uniform 15 layers**
 - → New VFE boards
 - Cleaner PS & Clock distributions; more uniform
 - Gluing being revisited
 - Material available.
 - To be tested in 2024
 - Provide reference sample for GEANT4
 - With funding → “full” LUXE



SiW-ECAL design for HET factories

- **2023–26: Power budget & performances to be re visited**
 - Occupancy, power, data fluxes (on-going)
 - Granularity; Passive or Active cooling
 - new ASIC attributes
 - 2024–26: PFA & Physics performances



2025–26: Blue-print for a SiW-ECAL detector for the next ee collider

- planning for a pilote module @ T_0 collider-8y -5y (1 Mch, 1/60th of real detector)
- semi-industrial, quality, ASICs, ...