

Antonin MAIRE (IPHC Strasbourg), for the ALICE team Tuesday, 27 June 2023 – **Scientific Council IPHC**

Upgrade of the internal tracker of ALICE₂: ITS₃ for run 4 at LHC (2029-2032)





- Part A Context & scientific objectives
- Part B Work breakdown for IPHC deliverables
- Part B Spring-2023 state of the art
- Part D Calendar & Gantt planning
- Part E Human resources at IPHC
- Part F Conclusions

Back to main TOC

Part A – Context & scientific objectives

1.2 – Background : ITS2+MFT, MAPS-based detectors for Run 3



II.1 – **ITS3 detector** : the idea in one glimpse



5 / 52

ALICE ITS3 at IPHC / Sci. Council IPHC

II.2 – ITS3 detector : some key figures



- time resolution $\leq 2-5 \ \mu s$
- Radiation hardness : NIEL: > 3×10^{12} 1-MeV n_{eq} .cm⁻²

// TID: >0.3 Mrad

6 / 52

III.1 – **ITS3** project : characteristics and keywords

1./ Can we get closer to IP ?





Starting point : ITS2 Inner Barrel one layer Statements :

- Si = 1/7 of the overall material budget
- Irregularities = from support + cooling...

<u>1</u>. Get rid of cooling ?

2. Remove the Flexible Printed Circuit (power+data transfer) ?

<u>**3.</u>** Shift the mechanical support to outside acceptance ?</u>

III.2 – ITS3 project : characteristics and keywords

1./ Can we get closer to IP ?



2./ Can we get lighter in terms of material budget ?

Starting point : ITS2 Inner Barrel one layer Statements :

- Si = 1/7 of the overall material budget
- Irregularities = from support + cooling...

<u>**1.</u>** Get rid of cooling ? \rightarrow Possible if reduction of power consumption i.e. < 20 mW/cm² on the pixel matrix</u>

2. Remove the Flexible Printed Circuit (power+data transfer) ?

<u>3.</u> Shift the mechanical support to outside acceptance ?

e e	 				
	0	1	5	n	
	Ō	1	Э.	Z	

III. 3 – **ITS3** project : characteristics and keywords

1./ Can we get closer to IP ?





Starting point : ITS2 Inner Barrel one layer Statements :

- Si = 1/7 of the overall material budget
- Irregularities = from support + cooling...

<u>1.</u> Get rid of cooling ? \rightarrow Possible if reduction of power consumption i.e. < 20 mW/cm² on the pixel matrix

2. Remove the Flexible Printed Circuit (power+data transfer) ?

 \rightarrow integrate it on the metal layers of the chip itself

<u>3.</u> Shift the mechanical support to outside acceptance ?



III.4 – **ITS3** project : characteristics and keywords

1./ Can we get closer to IP ?

2./ Can we get lighter in terms of material budget ?



10 / 52

III.4 – **ITS3** project : characteristics and keywords

1./ Can we get closer to IP ?



2./ Can we get lighter in terms of material budget ?

Starting point : ITS2 Inner Barrel one layer Statements :

- Si = 1/7 of the overall material budget
- Irregularities = from support + cooling...

<u>**1.</u>** Get rid of cooling ? \rightarrow Possible if reduction of power consumption i.e. < 20 mW/cm² on the pixel matrix</u>

2. Remove the Flexible Printed Circuit (power+data transfer) ?
→ integrate it on the metal layers of the chip itself

3. Shift the mechanical support to outside acceptance ? \rightarrow thinned slicon [\leq 50 µm] \rightarrow bending

Gain extra stiffness with curled sensor

11 / 52

IV.1 – "3rd" reason to commit : (e⁺e⁻) Higgs factories

A. Conclusion 1 out of 4 (2021 ECFA roadmap):

"Develop cost-effective detectors matching the precision physics potential of a next-decade <u>Higgs factory</u> with beyond state-of-the-art performance, optimised granularity, resolution and timing, and with ultimate <u>compactness</u> and minimised <u>material budgets</u>" ATLAS & CMOR LOAN





Courtesy J. Baudot

ALICE ITS3 at IPHC / Sci. Council IPHC

LHCB (2 LSAN)

2030-2035

2040-2045

2040

462 Miller

< 2030

anda 2025 B11-2025

DRDT

Back to main TOC

Part B – Breakdown structure

Product Breakdown Structure & *Work* Breakdown Structure

I.1 – ITS3 project : global milestones

4 Engineering Runs (ER), all in 65-nm technology, "no production phase, only R&D":

1. <u>MLR1</u> tape out (2020-12) :

- . Objective (validated): detection efficiency in 65-nm technology (>99%) vs. 180-nm ALPIDE
- . Flag : "generic R&D" (i.e. WP1.2 MAPS CERN, within the CERN EP R&D)
- . Technology node : 65 nm
- . pixel pitches : 10, 15, 20, 25 μm
- → 54 different prototypes of sensors = (analog and/or digital sub-blocks), among which 3 prototypes, each with variants :
 - APTS (CERN)
 - DPTS (CERN)
 - CE65 (IPHC)

all of (very) small surfaces of 1.5x1.5 mm² (from 6x6 to not more than 64x32 matrix, *i.e.* "*chiplets*" *e.g.* to be compared with ALPIDE having 512x1024 pixels)

- <u>Main goals</u>:
- <u>ls</u>: Learn technology features of 65-nm node
 - Characterize charge collection (cluster, timing, ...) and detection eff. (>99%)
 - Validate radiation hardness



ı"	-	-	-	-	-	-	-	-			-	-	-	-	-	
								,		_	_					
				L	Л		1		I	2	٠.)				
				Ľ	-	•	1			,	4					
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1

I.1 – ITS3 project : global milestones

4 Engineering Runs (ER), all in 65-nm technology, "no production phase, only R&D" :

- 1. <u>MLR1</u> tape out (2020-12) : ...
- 2. <u>ER1</u> tape out (2022-11) :
 - . Objective : *stitching* 1D (+ assess yields by the foundry)
 - . Flag : "generic R&D"
 - . Technology node : 65 nm,
 - . pixel pitches: 18 and 22,5 μm

→ 24 wafers with (51 chiplets, e.g. DPTSv2, CE65v2, ...) + (2 large-sensor variants : MOSt and <u>MOSs</u>) MOSs = 1.4 x 25.9 cm², + consists of 10 sub-units ("RSU") of ($r\varphi \ge z$) = 1.4 x 2.55 cm² each,

repeated along z, stitched "natively" on the wafer, in the close spirit of what ITS3 should look like.



I.1 – ITS3 project : global milestones

4 Engineering Runs (ER), all in 65-nm technology, "no production phase, only R&D":

- *1.* <u>MLR1</u> tape out (2020-12) : ...
- 2. <u>ER1</u> tape out (2022-11) : ...
- Technical Design Report, <u>TDR</u> (2023-10) for LHCc, relying on 3 "pillars" (*i.e.* proofs expected)
 - *i*) bending MAPS <u>ok!</u> *ii*) 65-nm MAPS <u>ok!</u> *iii*) stitching = ER1...
- *3.* **<u>ER2</u> tape out (2024-02) : ,**

. Objective : full-scale demonstrator, with complete set of functionalities ITS3-like, notably :

- . power
- . readout
- . Flag : "generic R&D" or "ALICE ITS3-specific R&D" ?
- . Technology node : 65 nm,
- . pixel pitch: likely only one = 18 x 22,5 μ m

4. **ER3** tape out (2025-06) : final "production"

1.2 – ITS3 project : global milestones and timeline



ALICE ITS3 at IPHC / Sci. Council IPHC

I.1 – **ITS3** project : ALICE organisation in work packages

Magnus MAGER (CERN) and Alex KLUGE (CERN) **Project Leaders:**

ALICE Indico : https://indico.cern.ch/category/11668/ \rightarrow weekly or bi-weekly meeting per WP

- WP1 Physics, Simulation and Reconstruction Fabrizio GROSA (CERN), Andrea ROSSI (INFN Padova)
- WP2 Pixel Sensor Design Gianluca AGLIERI RINELLA (CERN), Walter SNOEYS (CERN)
- WP3 Sensor Characterisation and Qualification Miljenko SULJIC (CERN) Serhiy SENYUKOV (CNRS IPHC),
- WP4 Thinning, Bending, Interconnection ≈ INFN +IPHC Domenico COLELLA (INFN Bari), Giacomo CONTIN (INFN Trieste)
- WP5 Mechanics and Cooling \approx CERN +Grenoble Massimo ANGELETTI (CERN), Corrado GARGIULO (CERN)
- WP6 Readout electronics Ola GROETTVIK (CERN),

Felix REIDT (CERN)

≈ CERN+IPHC +NIKHEF

= Lots of people... $\left[O(30-50 \text{ people})\right]$

+St Petersburg + Utrecht

\approx CERN+Grenoble

18 / 52

III.1 – ITS3 France : national-level status



- Signatories (IN2P3 Sci. Council 2022-10) :
 >39 (physicists + engineers)
- Requested budget to IN2P3 :

O(600 k€) for core contribution (*i.e.* HR salary), out of Whole ITS3 core ≈ 6500 kCHF

1. National Scientific Council at IN2P3 : 2022-10

See Evaluation report 27 Oct 2022 (+Indico.in2p3/28308) → project approval by IN2P3 (01 March 2023)

IN2P3 scientific responsible : Antonin MAIRE (IPHC) IN2P3 technical responsible : TbD (IPHC)

2. Key Decision Point 2 (KDP2) (23 May 2023)

- i.e. define / review ITS3 French perimeter
 - deliverables
 - budget
 - Human Resources

 $\rightarrow \underline{\text{Endorsement}} \text{ of a perimeter } (9 \text{ June 2023})$ (Deputy director for Particle Physics + 3 Lab. Directors)
Debriefing, to be done.

<u>**3.</u>** Local scientific council IPHC, today...</u>

ċ	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
			-		n			1	r	-	-					
2				Ľ	y		/		2)	2					
							'									
-	-	-		-	-	-	-	-	-	-	-	-	-	-	-	-

Organisation Note KDP2 (vFinal, 04 May 2023)

III.₂ – ALICE France : French delivrables for ITS3

<u>1.a</u> Design of the <u>pixel matrix</u> • analogic level (charge collection + very front-end electric • numeric level (digital treatment + power management)	onics)	[IPHC]
<u>1.b</u> Qualification and tests of CMOS prototypes submitted	l to foundry [[IPHC]
<u>2.a</u> <u>middle-end</u> electronic cards (readout + slow control + p • Design of cards • Production of cards • (Mechanical + optronic) integration (design + production)	owering of ITS3) [[LPSC]
2.b Mechanical elements for the cooling circuitry	[[LPSC]
<u>3.</u> Integration and electronic micro-connectics, in view the	final installation [[IPHC]
<u>4.</u> Assembly of a detector according to a back-up plan (Sup	<u>per ALPIDE</u>) [[IPHC]
 NB: Computing Tracking and reconstruction algorithms (vertexing, tracking, alignment, simul + link reconstr° ITS2+3 relegated to missions of the 3 ALICE teams [IPHC, IP2I, LPSC], 	ations)	
no French-specific deliverable expected		20 / 52

no French-specific deliverable expected

IV.1 – Locate within ITS3 : the logic of "*n*-segments"

Aglieri, WP2 ITS3 plenary 2023-05



IV.2 – Locate within ITS3 : from pixels to patch panels



22 / 52

Corrado Gargiulo, WP5 ITS3 Plenary 2023-04

IV.3 – Locate within ITS3 : global view



÷.	-	-	-		-	1	-		-				-	-		
			-		_			,		_	~					
۰.)	7			/	L	~	1	,				
			4	<u>.</u>	J)	1			,	2					
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1

Corrado Gargiulo, WP5 ITS3 Plenary 2023-04

V.1 – Work breakdown : 1.a CMOS design

What does it imply/mean to design ITS3 CMOS sensor? e.g. ongoing breakdown for ER2

 1 Introduction 2 Overview 2.1 Concept Overview and Characteristics 2.1.1 General objectives and requirements 2.1.2 FIG: Overall concept diagram of the sensor 2.1.3 General characteristics 2.1.4 Nomenclature 2.2 Sensor Connectivity, I/Os and Supplies 2.2.1 FIG: Sensor IOs and Supplies 2.3.1 FIG: of RSU block diagram 2.3.2 Dimensions of the blocks 2.4 Block Diagram and Floorplan of Endcap Left and Endcap Right 2.4.1 FIG: Block diagram of Endcap Left 2.4.2 FIG: Dimensions of Endcap Left 3 Detailed dimensions 3.1 Reticle, sensors and wafer stitching plan 3.1.1 FIG: Mechanical baseline figures and table of dimensions 4 Supply Distribution scheme 4.2 Power domains 4.3 Substrate 4.4 Local power regulation 4.5 Isolation between power domains 4.6 Power estimates 5 Pixel Array 5.1 Pixel Array Overview 5.2 Pixel Size 5.3 Pixel Front-End 5.4 Analog Biasing 5.5 Analog Monitoring (ADC) 5.6 Pixel Digital Section 5.7 Priority Encoder 	 6 Slow Control 6.1 Configuration, Management, Slow Control for Power Management 6.2 Slow Control for Biasing 6.3 Slow Control for Readout 6.4 Distribution of strobing synchronization 6.5 Power On and Power Down, default configuration 7 Readout 7.1 Architecture and Performance 7.2 Readout memories 8 Stitched Communication Backbone 9 Data collection in Endcap 9.1 Phase aligners 9.2 Deserializers in Endcap Left 9.3 Encoding 9.4 High speed serial transmitters 10 Design for Manufacturability and High Yield 10.1 Design Rules, Recommended, High Yield, Custom 10.2 High yield standard cell for peripheries 10.3 High yield compact cells for pixel array 10.4 High yield SRAM block 11 Radiation Resistance 11.1 TMR 11.2 Requirements, acceptable rates, input from experiment 12 Pad rings 12.1 I/O pad cells 12.3 ESD cells 13 DFT Design for Testability Features for testability. 14 Verification of power intent	(<i>Red items</i> = contributed by IPHC)
		24 / 52

<u>NB</u>: ER2 et ER3 designer lineup ≈ 50% CERN + 50% IPHC, ≈ 4-5 FTE each

V.1 – Work breakdown : 1.a CMOS design

"(*Red items* = contributed by IPHC)", that is ?

IPHC/C4 π = work on the heart of the pixel matrix (i.e. \neq peripheries, \neq slow control)

Produce the building elements of the matrix

item <u>A</u> – <u>Analogic</u> front-end within pixels (50/50 CERN+IPHC)

item **<u>B</u>** – <u>Numeric</u> architecture for pixel readout within the matrix ($\approx 100\%$ IPHC)

+ validation and consolidation actions

item <u>C</u> - Integration of the matrix in the so-called <u>Digital On Top</u> description

item $\underline{\mathbf{D}}$ – Analysis of <u>**power**</u> and of the behaviour of power rails

25 / 52

V.2 - Work breakdown : 1.b Tests and qualification

(See later App. D – 65-nm MAPS)

• [2020-2023] MLR1 = 51 65-nm chiplets, among which 3 main prototypes:

• APTS (CERN) • DPTS (CERN) • <u>CE65</u> (C4 π +PICSEL)

Tests of these chiplets

- in their different variants (along 3x4 lithographic processes, 4 pitches, readout architectures, ...),
- non-irradiated / irradiated, at different levels
- \rightarrow 1/ Probe testing
 - +2/ tests under source (55Fe) in the lab
 - +3/ campaigns of 5-10 days under beam

 \approx 4 campaigns in 2021, 4 in 2022, 4 already in 2023 / (PS, SPS, DESY), *i.e.* intensive...

- [2023-07 / 2024-08] Idem to come from MOSs and MOSt by ER1 (≥ 2023-07, 1st tests in view of TDR)
 ER1 = MOSs + MOSt + 54 chiplets (ex: MLR1 chiplets in v2 + in v1 pour contrôle)
 - 3/ [4-6] campaigns dedicated to ER1, already programmed between July and Nov. 2023 See *PS+SPS schedule*
- [2023-08 / 2025-12] Idem for ER2, with MOSS2 + only few chiplets

• [2026-2027] Idem for ER3 + qualification/choice of sensors to equip ITS3 itself

26 / 52

V.4 – Work breakdown : 3. Integration, installation

The ITS3 project = need a few WP-outsider people who:

- can/will be able to handle (fragile) + (\approx semi-finished) ITS3 objects
- help establishing the protocols
 - of the sub-part assembly
 - of ground-floor as well as cave installations
- practice assembly, to validate the process / identify difficulties in advance to correct them

That are, people who move from "plans" to concrete and global implementation. (manipulation tools, glueing strategy, test cards, ER1 bonding, routing of flex, etc.)

 $\rightarrow "transversal" vision between WP3 (tests), WP4 (interconnection, bending), WP5 (mechanics) and WP6 (readout)$

28 / 52

V.5 – Work breakdown : 4. SuperALPIDE



Back to main TOC

Part C – State of the art

1.1 – ITS3 project : ALICE state of the art 2023-05



- Beam tests of *bent* ALPIDE chips (*arXiv:2105.13000*)
- \bullet Beam tests with $\mu ITS3$
- Construction of SuperALPIDE, ongoing

(i.e. ITS2 chip 50-µm thick, 180-nm technology)



µITS3

SuperALPIDE

Mechanical <u>integration</u> with carbon (foams as rings and longerons) + carbon exoskeleton, <u>cooling</u> tests ($\Delta T < 2-5 \text{ K}$) + <u>vibration</u> measurements ($|\Delta d| < 0.5 \mu$ m, at most so far)









I.1 – **ITS3 project** : ALICE state of the art 2023-05

<u>C.</u>

from 180-nm CMOS technology to **65-nm** (Tower foundry) :

 \rightarrow 54 different chiplets from **MLR1** run \approx APTS, DPTS (CERN) + CE65 (IPHC) *i*) charge collection, **ok!**

ii) ε <u>> 99%</u>

iii) rad hard, ok!

iv) performances *after* bending 65-nm chiplets ? \rightarrow *ongoing* \rightarrow

1D **Stitching** (along z direction) : wafer-scale "chip" (≈1.4x26 cm²), D. thinned (< 40 μ m)





32 / 52



II.1 – Technical status : panel 1.a Design CMOS, ER1 status

Endcap A-side Endcap C-side MOSS Test chips MOST

reticule

WP1.2, CERN, Pedro Leitao, EP R&D day 2023

EP R&D

• Features two stitched sensor chips

- MOSS chip (1.4 x 26 cm, 6x per wafer)
 - Conservative layout (DFM rules), Alpide-like readout scheme with 1/20 power segmentation
- MOST chip (0.25 x 26 cm, 6x per wafer)
 - High local density with higher power gating granularity to mitigate faults, async hit driven readout
- Features 51/reticule chiplets for prototyping
 - PLL, pixel prototypes, fast serial links, SEU test chips, ...
- Technology and support development
 - New metal stack: new I/Os, PDK, DDK, DRC deck
 - Custom DRC/LVS rule deck
 - Custom DFM standard cell library implemented
 - Setup of a legal and contractual framework
 - Develop wafer assembly and signoff methodology

33 / 52

1.1 – Technical status : panel 1.a CMOS design, <u>ER1 status</u>



c	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
				•				,		_	~					
			-	Ł.	Λ		1	/	L	2	1	,				
			-	ľ		7	1		•	,	4					
-	-	-	-	-	-	-	-	-	-	-	-	-		-	-	-

ITS3 Plenary 2023-05, WP3 Gianluca Aglieri

1.2 - Technical status : panel 1.b Test and qualification



- Characterisation of bent ALPIDE (180 nm), ok!
 - → arXiv:2105.13000
- µITS3 under beams, **ok**!
 - \rightarrow ongoing draft
- Analysis of MLR1 chiplets (TPSco 65 nm), with their variants, 0 radiation + irradiated

~done!

- **CE65** v1 (IPHC C4π+PICSEL) ~done
- **DPTS** (CERN)

done + ok!

 \rightarrow arXiv:2212.08621

- process = modified with gaps 2.5 μ m
- pitch 15 µm / pixel matrix 32x32
- \rightarrow AxEff, ok!
- \rightarrow radiation hardness ok! (i.e. 99% with >10¹⁵ $n_{\rm eq}$ 1-MeV/cm² at 20°C)
- \rightarrow spatial resol° = 4-4.25 μm /
- \rightarrow cluster size \approx 1-1.2 pixels/cluster
- \rightarrow time resol° ≈ 9 ns
- APTS (CERN) ~done
 - = investigations on charge collection

	 -	•
- 35/52		
· JJ / JZ		
1		
	 -	1

II.4 – Technical status : panel 3. Integration



ER1 Dicing and picking, Mai 2023

NB: ER1 = 24 wafers, i.e. 24 x6 MOSS, possible = 144 instances + 24 x6 MOST, possible

Antoine JUNIQUE (CERN) + Marc IMHOFF (IPHC)







-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
			~					,		_	_					
			1	2,	4			/	L	5)				
			~)'	U		1			,	2					
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

II.4 – Technical status : panel 3. Integration


1.4 - Technical status : panel 3. Integration

ER1-specific card for (DAQ + Slow Control + Powering) of MOSS ER1



Remarks :
 • Carrrier board with MOSS,
 = the part that can interchange
 • 10 mounted, (2023-June-21),
 target: ≥5 with functional MOSS
 (= tests in view of TDR...)
 • ∃ possibilities for 50 carrier boards
 (components = available)

Proximity board + ENCLUSTRA
 = only few pieces, O[5]

Usage :

- tests in labs (sources, probes)
- tests under beam over summer

(4 beam-test session possible up to Oct. 2023)

e.	-		-	-	-	-	-	-			-	-	-	-	-
				~	~			,		_	-				
۰.			÷.	2	Q	2		/	1	-	۰.)			
)	U		1)	2				
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

1.5 – **Technical status** : panel 4. SuperALPIDE





 $r_{\text{Layer}}(\text{SuperALPIDE}) \approx [6 \text{ cm}]/\pi \approx 1,91 \text{ cm}$ $L_z(2 \text{ SuperALPIDE}) = 2 \times 14 \text{ cm}$ *i.e.* compatible $r_{\text{L0}}(\text{ITS3})$ and $L_{z,\text{L0}}(\text{ITS3})$

ok! <u>Bending</u> of *blank* silicon (Bari, IPHC)
ok! + Bonding on "*pad wafers*", thinned to 40 μm thickness
= 2 SuperALPIDE of that kind, already done (Bari) with <u>710 bonds</u> (with 94% = success)

 \rightarrow *i.e.* proof of mechanical feasibility

ToDo : same achievements but now with *functional* (super)ALPIDEs

<u>Remarks</u> :

- minimal inter-pad distance $\approx 100 \ \mu m$
- mechanical constraints, longest bonds
 - ≈ 4 mm (FPC perihpery)
 - $\circ \approx 15 \text{ mm} (\text{exo-FPC})$

ċ	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
					_			,		_	-					
۰.			· .	2(U			/	L	2	7)				
			~)	7	·	1)	2					
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

Back to main TOC

Part D – Calendars & Gantt planning

1.1 – Gantt : 1.a CMOS design of sensor



ITS3 Plenary 2023-04, WP3 Gianluca Aglieri

.2 – Gantt : 1.b Tests and qualification of sensors



Tests = in synchronisation with ERx returns from foundry i.e. ≈ (tape-out date + 6-month cycle)

42 / 52

I.3 – Gantt : 3. Integration



.4 – Gantt : 4. "SuperALPIDE"



Back to main TOC

Part E – Human resources

II.1 – IPHC HR costs : 1.a <u>CMOS</u> design for pixel matrix

<u>RH IPHC</u> :

(4±0.5) FTE/year C4 π , 4 years, [2022-2026] (*i.e.* post ER3), with an overhaul at 2026 horizon, for possible prolongation (*e.g.* if calendar drift)

distributed over 7 permanent-staff engineers :

• analogists (charge collection, in-pixel electronics of "very front-end") :

Andrei DOROKHOV, Isabelle VALIN + one PhD student (Corentin LEMOINE, co-direction CERN+IPHC, based at CERN)

• numericists (in-matrix digital treatment and power management) :

Frédéric MOREL, Xiaochao FANG, Grégory BERTOLONE, Abdelkader HIMMI, + one PhD student (for now, Jean SOUDIER, based at IPHC)

<u>*Remark*</u> : (4-5 FTE) \approx 50% of the workforce into the ITS3 project on the CMOS design front + \approx 50% left, at CERN

46 / 52

 $C4\pi$

1.2 - IPHC HR costs : 1.b Tests and <u>qualification</u> of sensors

<u>RH IPHC</u> :

PICSEL

(*NB* : ≠ tests CE65v2 ∈ PICSEL/GRAM, *cf*. 0,5 FTE Kimmo)

• $\approx 0^{+0.1}$ ETP <u>C4 π </u>, 3 ans, [2024-2026]

Test of MOSS1 (1,4 x 26 cm²) \approx impossible as it is

 \rightarrow current probe machine for tests, too small

i.e. no 30-cm-diameter plate to host 65-nm wafers of such diameter

 \rightarrow need a dedicated purchase in the long run (e.g. via CPER ? + Help IN2P3 ?)

• (0,5^{+0,2}) ETP/year <u>PICSEL</u>, 6 years [2021-2026]

- = responsibility of WP3 [Test and qualification] (Serhiy SENYUKOV)
- + Tests of CE65 prototypes (laboratory + beam tests)
- + in-house Lab tests on SuperALPIDE

 \rightarrow Overhaul of a contribution extension in 2026 (gr. ALICE / gr. PICSEL)

NB : privileged partnership initiated on CE65 sensor tests with Univ. Tsukuba+KEK, Japan (via FJPPL)

×.	-	-		-	-	-	-	-	-	-	-	-	-	-
				_			,		_	_				
۰.			Л	7		1		L	`	٠,	,			
			+	1		1			,	4				
-			-	-	-	-	-	-	-	-	-	-	-	-

I.3 – IPHC HR costs : 3. Integration

ALICE IPHC

<u>RH IPHC</u>:

0.8 FTE/year ALICE, 6 years, [2023-2028]

= Marc IMHOFF, \in "transversal" trinom at CERN

[2 engineers: MI + Antoine JUNIQUE (CERN), + 1 technician : Johan MORANT (CERN)]

In practice : mission of 1 week/month at CERN with ponctual intensive periods at CERN (*e.g.* 2 months full time at CERN for mounting ER1-MOSS1 on carrier board)

1	 		-	-			-	-	_	-	_
				,		_	_				
		I۶	2	1	-	-	٠,)			
	-	۴C)	1		,	2				
-	 -		-			-	-	-	-	-	-

I.4 – **IPHC HR costs** : 4. "SuperALPIDE"

C4π

<u>RH IPHC</u> :

0.5 FTE/an <u>C4π</u>, 4 years, [2023-2026]
 → activity rather on the R&D side, on *bending* + *bonding* of MAPS, centred on the achievement of SuperALPIDE distributed over the 3 persons of the µTechnique pole of the platform : Franck AGNESE, Olivier CLAUSSE (bending)
 + Christophe WABNITZ (bonding)

 \rightarrow uncertainty linked to the duration of this contribution

= function of real need of SuperALPIDE for ITS3 + R&D progress on bending

- 7	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
				1	n	۱.		/	1	_	1				
2			2	Ł	Ч	,				ר	1	·			
				•	-		1		•	-	-				
-	-	-	-	-	-	-	-	-	-	-	-	-		-	-

Back to main TOC

Partie F – Conclusions

Conclusion : ITS3 triangulation

ITS3 = unprecedented physics roads open for ALICE : hyper-granular, ultra-light, proximity to beam line.

i.e. "finer, lighter, closer, cooler, (faster?) ... better"

Peculiarities of the ITS3 project

- a continuous R&D project : ~R&D only, no real construction phase per se.
- small surface to be equipped
- tightly bound logic of design, making (mechanic design + sensor designs + physics perf.) closely intertwined

IPHC in ITS3 \rightarrow

- Expertises in Strasbourg known, identified and recognised within the ALICE Collaboration : MAPS design (C4 π , PICSEL), integration (the 3 teams) + tracking, data analysis (ALICE-IPHC) \rightarrow Something to build further upon.
- ITS3 project approached since its early stages (C4 π /PICSEL, 2019)
 - \rightarrow Strategic roles offered, on time and in position to take them
- task share at IN2P3 : a consistent global set, with factorsisation of the tasks ≈ [IPHC // LPSC]

ITS3 at IPHC ←

• Local synergies among MAPS-based projects at IPHC : 65-nm technology node, stitching, bending, ...

51 / 52

<u>Appendices</u>

- <u>A</u> ITS2 + MFT for Run 3 [2022-2025]
- \underline{B} ALPIDE chip
- <u>C</u> ITS3 : MAPS bending R&D
- D ITS3 : 65-nm technology + stitching
- E ITS3 : mechanic R&D
- <u>F</u> ITS3 as a project
- <u>**G</u>** IPHC in the ITS3 project</u>
- \underline{H} ITS3 physics

17	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
			-	_	_			,		_	-				
			L		2		1	1	1	2)			
			~),	J	•	1)	2				
							'								
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

Back to App. TOC

App. A $- ITS\underline{2} + MFT$

A.1 - ITS2 : from ITS1 to ITS2



3 technologies : pixels, drifts, strips 6 layers

•
$$x/X_0$$
 (per layer) $\ge 1.1\%$
 $\rightarrow x/X_0$ (ITS1) ~ 7.4%

Single technology : CMOS (ALPIDE) 7 layers

- OB, Layer 3,4,5,6 :

 $\rightarrow x/X_0$ (ITS2) ~ 6.9%

- IB, Layer 0,1,2 : x/X₀(per layer) ~0.35%
 - x/X_0 (per layer) ~0.85%

A.2 – ITS2 : instrumentation, assembly ITS2



- 1. Production of ~585 modules (=25% of the total) (2017-11-2019-05)
- 2. Commissioning (2019-2021)
- 3. Data taking (2021-)

Bonding : YouTube

56 / 52

A.3 – MFT : layout

MFT = vertexing ahead of μ spectrometer -3.6 < η < -2.5

(NB : in front of absorber, no sensitive magnetic field)



Components : 5 disks split into 2 halves each disk = 2 sides of detection

280 ladders out of 920 silicon sensors (2 to 5 chips/ladder) + 0.6 $\%~x/X^{\rm 0}$ per disk

NB : MFT doses (700 krad) over 10 years of operation, ~same ballpark as ITS inner layer



A.4 – ITS2+MFT : ALICE-France MAPS commitments





Total cost : 15.4 MCHF

In2p3 : ≈ 800 k€

LPSC : • assembly tool IPHC : • module assembly 585 modules /~2500 (2x7 chips glued, bonded on flexible circuit)

 Coordination WG tracking/simul°/phys perf.





Total cost : 3.35 MCHF

In2p3 : ≈ 1.4 M€

 Project leader
 Full detector construction

 → 8 out of 9 WG led by ln2p3/CEA staff

 Coordination WG tracking/simul°/phys perf.

c,	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
				-	~			,		_	_				
			L	•	Q		1	r	L	~	1	,			
			~)	U)	1			,	2				
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

+ Read-out firmware of Common Readout Unit CRU (LPSC)

v 1.0 (2023-05-15)

A.5 - ITS2 + MFT: pictures



ALICE-PHO-GEN-2021-002



OPEN-PHO-EXP-2020-004



ALICE-PHO-ITS-2021-002

59 / 52



$A_{.6} - ITS2$: installation+commissioning

ITS2 installation at LHC Point 2 (Jan. to May 2021)



- Global commissioning ALICE
- LHC pilot beam test
- Proton beams at 6,8 TeV
- Stable collisions pp \sqrt{s} = 13,6 TeV (July 2022)

Status point

• Power supplies, readout, Detector Control System, Cooling: OK

 $(\geq July 2021)$

(25 April 2022)

(18-31 October 2021)

- Reconstruction algorithms + simulations, calibration: OK
 - . Acceptance (operational modules): > 98%
 - . Detection efficiency > 99% on average
- Alignment: 1st version + improvements, ongoing

Responsabilities ALICE-IPHC :

a) Coordination of the development/installation of detector control system and cooling for ITS2

b) Installation of readout electronics and detector cabling



c	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1
				-	~			,		_	-					
۰.			í		()	۱.	1		1	-	۰.)				
			J	ינ	υ	,	1)	2					
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

A.7 - MFT : installation+commissioning

£		-	_		-	_	-	_	-	_	_	-	_	-	_
				-	-			,		_	_				
			6	•	Т		1		L	•	1	,			
			L	,	1		1			,	2				
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

Back to App. TOC

App. B – ALPIDE chip

B.1 – **Pixel detectors** : Monolithic Active vs Hybrid techno.



B.1 – **Background**: MAPS instrumental background

 sens. layer ⇒ q-collect ⇒ ampli ⇒ analog treat ⇒ A-D conv ⇒ digital proc

 Hybrid pixel sensor →
 sensor:
 +FEE

 CMOS pixel sensor →
 CPS:

Ex: sensor using TowerSemiconductor 180-nm CMOS Imaging Process





ITS2 ALPIDE – 3D and 2D views of <u>2x2</u> pixels (*Here, in the 50-µm-thick version...*)

c.	-	-	-	-	-		-	-	-	-	-	-	-	1
				-			,		_	_				
			4	. /	1		/	L	•	1	,			
			ι)4	t	1			,	2				
-							-	-	-	-	-	-	-	1

B.₂ – ALPIDE : chip characteristics

- Process: Tower Semiconductor 180 nm CIS
 - deep p-well to allow CMOS circuitry inside matrix
 - reverse-substrate bias
- Detection layer: 25 µm high-resistive (>1 kΩcm) epitaxial layer

Thickness: 100 μm (OB) or 50 μm (IB)



- Front-end: (9 transistors, full-custom)
 - continuously active
 - shaping time: < 10 µs
 - power consumption: 40 nW
- Multiple-event memory: 3 stages (62 transistors, full-custom)
- Configuration: pulsing & masking registers (31 transistors, full-custom)
- Testing: analogue and digital test pulse circuitry (17 transistors, full-custom)
- **Readout:** priority encoder, asynchronous, hit-driven

O(200) transistors / pixel (wrt. 3T/4T)

65 / 52

B. $_3$ – ALPIDE : ALPIDE chip

30 mm Double-column 0 readout (priority encoder) encoder) encoder readout (priority (priority priority readout readout 13.8 mm Double-column 0 16 16 17 17 17 17 16 16 Double-column Double-column 18 19 19 18 19 18 19 18 x512 20 20 21 21 20 21 20 21 23 22 23 22 23 22 23 Glued part 1.2 mm Periphery logic (bias, control, readout)

Figure 1: Layout of the ALPIDE pixel matrix. The pixels are organised in double-columns, each featuring a priority encoder circuit which propagates the addresses of the hit pixels to the periphery logic. The aluminum pads providing the electrical interface to the chip are located on the top of the periphery logic.

ALICE ITS3 at IPHC / Sci. Council IPHC

ALICE ITS, arXiv:2105.13000

B.4 – ALPIDE : detection efficiency / Fake Hit Rate



10 pixels masked in 512 x 1024 = 2^{19} = 524 288 pixels/ALPIDE chip $\rightarrow 10/524 288 \approx 2. \ 10^{-5}$ level

67 / 52

B.4 – ALPIDE : detection efficiency / Fake Hit Rate



Figure 32: Fake-hit rate of an inner half-barrel as function of the number of masked pixels. Colors indicate how often a pixel fired in 15×10^6 events acquired at a trigger rate of 50 kHz using a charge threshold of $100 e^-$, e.g. there were 24782 pixels which fired once in the sample.

68 / 52

B.₅ – ALPIDE : spatial resolution / average cluster size



Figure 13: ALPIDE sensor chip hit-position resolution and average cluster size vs global threshold setting. Beam test results (6 GeV/c pions, orthogonal incidence). ALPIDE substrate reverse bias: -3 V.

B. $_{6}$ – ALPIDE : R&D around ALPIDE chip

ALICE process modification, depleted MAPS — ITS2 "side project" Foundry standard process Modified process CERN/Tower NWELL COLLECTION ELECTRODE rwell collection NMOS PMOS electrode NMOS PMOS pwell PWELL NWELL PWELL nwel NWEL nwe deep pwell deep pwel DEEP PWELL DEEP PWELL low dose n-type implant **Developed and** depletion boundary prototyped within ALPIDE DEPLETED ZONE R&D depleted zone DEPLETION BOUNDARY P" EPITAXIAL LAYER p epitaxial layer P* SUBSTRATE p* substrate Partially depleted epitaxial layer Fully depleted epitaxial layer Charge collection time < 30 ns Charge collection time < 1 ns Operational up to 10¹⁴ 1 MeV n_{ed}/cm² Operational up to 10¹⁵ 1 MeV n_{ed}/cm²

W. Snoeys et al, https://www.doi.org/10.1016/j.nima.2017.07.046

10.0						
	-		1	-	~	
		/ ()		5)	
		U	/	0	~	
1.0						

Courtesy Magnus Mager

B. $_7$ – **ALPIDE**: from ALPIDE to MOSS, lithography process



71 / 52

Back to App. TOC

App. C – bending R&D

C.1 – MAPS bending : ALPIDE bending flexibility





-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1
			-	7	2		,	1	L	=	2)				
			1		J)	/		•)	4	-				
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
C.2 – MAPS bending : ALPIDE bent sensors





C.₃ – MAPS bending : ALPIDE bent sensors, inefficiency

ALICE ITS, arXiv:2105.13000



BENT along the rows







75 / 52

C.4 – MAPS bending : ALPIDE bent sensors, µITS3



C.₅ – MAPS bending : µITS3 under beams



÷	1				-	1	-					-	-		-	
			-	_	_			,		_	~					
۰.				7	7		1		I	2	1)				
				/	1		1			,	2					
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	

C.₆ – MAPS bending : µITS3, detection inefficiency



- No effects on bending radius observed
- Inefficiency compatible with flat ALPIDE
- Consistent with published results where
- chip was bent in the other direction

78 / 52

Lucas Lautner, ALICE Upgrade Week 2022-10 https://indico.cern.ch/event/1183733/contributions/5045649

```
v 1.0 (2023-05-15)
```

C.₇ – MAPS bending : µITS3, spatial resolution



- No effects on bending radius observed
- \bullet Spatial resolution of 5 μm consistent with flat ALPIDE

Lucas Lautner, ALICE Upgrade Week 2022-10 https://indico.cern.ch/event/1183733/contributions/5045649 79 / 52

C.8 – MAPS bending : SuperALPIDE



Back to App. TOC

App. D – (65-nm + stitched) sensor design

D.1 – 65-nm MAPS : tests of MLR1 65-nm sensors







D.2 – 65-nm MAPS : MLR1 65-nm sensors



APTS (Analogue Pixel Test Structure)

- Matrix: 6×6 pixels
- Pitch: 10, 15, 20, 25 μm
- Direct analogue readout of central 4×4 submatrix
- Two types of output drivers:
 - Source follower (APTS-SF)
 - Very fast OpAmp (APTS-OA)
- AC/DC coupling
- 3 process modifications

09-05-2023



CE65 (Circuit Exploratoire 65 nm)

- Matrix: 64×32 or 48×32
- Pitch: 15 μm or 25 μm
- Rolling shutter readout (down to 50 μs integration time)
- 3 in-pixel architectures:
 - AC-coupled amplifier
 - DC-coupled amplifier
 - Source follower
- 4 chip variants:
 - Standard process 15 μm pitch
 - Modified process 15 μm pitch
 - Modified process with gap 15 μm pitch
 - Standard process 25 μm pitch



DPTS (Digital Pixel Test Structure)

- Matrix: 32×32 pixels
- Pitch: 15 μm
- Asynchronous digital readout
- Time-over-Threshold information
- Only "modified with gap" process modification

-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
		c		n			1	r	-	2	•			
		C	5	3)	/		2)	2				

3

Serhiy Senuykov, WP3, ITS3 Plenary May 2023

D.3 – 65-nm MAPS : MLR1 65-nm sensors





$D_{.4} - 65 - nm MAPS$: modified process and charge collection



ALICE ITS3 at IPHC / Sci. Council IPHC

D.5 – 65-nm MAPS : DPTS 65-nm, 0 radiation



 \rightarrow Excellent efficiency + low fake-hit rate

86 / 52

```
v 1.0 (2023-05-15)
```

D. $_{6}$ – 65-nm MAPS : DPTS 65-nm, +10¹³ n_{eq} NIEL



 \rightarrow larger fake-hit rate but still some margin



D.7 – 65-nm MAPS : DPTS 65-nm, +1 Mrad TID



D.8 – 65-nm MAPS : DPTS 65-nm, +10 Mrad TID

WORK in PROGRESS



 \rightarrow reverse back bias, necessary

89 / 52

D.9 – 65-nm MAPS : DPTS 65-nm, +10¹⁵ 1-MeV n_{eq}.cm⁻² NIEL

WORK in PROGRESS



ċ	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
1			c	۱.	n		,	1	Ľ	-	2	•				
			2	1	U		/		ŝ)	2					
	-	-	-	-	-	-	-	-	-	-	_	-	-	-	-	-

D.10 – 65-nm MAPS : DPTS 65-nm, eff = f(irradiation)



Miljenko Suljic, WP3 ITS3 Plenary 2023-05-09

D.10 – 65-nm MAPS : Analog chips 65-nm

Roadmap of (ongoing) characterisations :

Focus ≈ charge collection characteristics.

NB : rather small chips (*e.g.* 6x6 pixels) more difficult to bring to beam tests

+ full readout/steering to be deployed outside the chip itself

<u>CE65</u>

- \bullet Analogue signal distributions for 25 μm pitch
- Spatial resolution for 15 and 25 μm pitch

<u>APTS-SF</u>: analogue signal distributions, spatial resolution, cluster properties vs.

- Process modification: standard, modified, modified with gap
- Reverse back bias: -1.2, -2.4, -3.6, -4.8 V
- Pixel pitch: 10, 15, 20, 25 μm
- NIEL irradiation: 10^{13} , 10^{14} , 10^{15} 1-MeV n_{eq}/cm^2

<u>APTS-OA</u>

• Temporal resolution, efficiency and cluster properties

 \rightarrow Dedicated publications for APTS-SF, APTS-OA and CE65 will follow



c,	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	ľ
			~		_			,		_	_					
۰.			C	1	'])	1		L	~	1	,				
			2	Ζ.	Ζ		1			,	2					
-	-	-	-		-	-	-	-	-	-	-	-	-	-	-	•

D.11 – 65-nm MAPS : ER1 submission, stitching



MOSS 2 pitches, 22.5 μ m (top) + 18 μ m (bottom)

93 / 52

D.12 – 65-nm MAPS : ER2 submission, stitching



94 / 52

Aglieri, WP2 ITS3 plenary 2023-05

D.12 – 65-nm MAPS : ER2 submission, stitching





Aglieri, WP2 ITS3 plenary 2023-05

D.₁₃ – 65-nm MAPS : CERN EP R&D contributors

WP1.2, CERN EP R&D day 2023



Many contributors to WP1.2

University and INFN Torino: F. Benotto, S. Beole, B.-H. Lim, C. Ferrero, V. Sarritzu, U. Savino, S. Perciballi, F. Prino, A. Turcato University and INFN Bari: G. De Robertis, F. Loddo University and INFN Catania: P. La Rocca, A. Triffiro University and INFN Cagliari: D. Marras, G. Usai, S. Siddhanta University of Salerno: R. Ricci University and INFN Trieste: M. Antonelli, R. Baccomi, M. Buckland, P. Camerini, G. Contin, S. Rachevski IPHC: J. Baudot, G. Bertolone, A. Besson, R. Bugiel, S. Bugiel, C. Colledani, A. Dorokhov, Z. El Bitar, X. Fang, M. Goffe, C. Hu, K. Jaaskelainen, F. Morel, H. Pham, S. Senyukov, J. Soudier, I. Valin, Y. Wu (also with USTC) CPPM: P. Barrillon, M. Barbero, D. Fougeron, A. Habib, P. Pangaud NIKHEF: R. Russo, V. Gromov, D. Gajanana, A. Yelkenci, A. Grelli, R. Kluit, J. Sonneveld, A. Vitkovskiy Heidelberg University: P. Becht, S. Masciocchi, H.K. Soltveit, J. Stachel, A. Yuncu Prague University: A. Isakov, A. Kotlarov, F. Krizek Technical University Munich: L. Lautner, I. Sanna (also with CERN) Munster University: A Andronic, N. Tiltmann DESY: D.-V. Berlea, A. Chauhan, M. Del Rio Viera, D. Eckstein, F. Feindt, I. Gregor, K. Hansen, L. Huth, B. Mulyanto, C. Reckleben, S. Ruiz Daza, P. Schütze, A. Simancas, S. Spannagel, M. Stanitzki, A. Velyka, G. Vignola, H. Wennlöf Technical University Vienna: J. Hasenbichler (also with CERN) STFC (RAL): A. Hodges, S. Mathew, I. Sedgwick Oxford University: D. Bortoletto, G. Eberwein (also with CERN), F. Windischofer (also with CERN)

Birmingham University: L. Gonella, P. Allport
Bolu University: K. Oyulmaz
Talinn University: K. Rebane (also with CERN)
Zagreb University: T. Suligoj, D. Dobrijevic (also with CERN)
Yonsei University: Y. Kwon, G.H. Hong
CCNU: Wenjing Deng (also with CERN)
EPFL: E. Charbon, F.Piro (also with CERN)
SLAC: M.D. Vassilev, C. Vernieri

CERN: G. Aglieri Rinella, I. Asensi Tortajada, R. Ballabriga, W. Bialas, G. Borghello, J. Braach, E. Buschmann, M. Campbell, F. Carnesecchi, L. Cecconi, F. Dachs, D. Dannheim, V. Dao, K. Dort, Joao de Melo, W. Deng (also with CCNU), A. Di Mauro, D. Dobrijevic, A. Dorda Martin, P. Dorosz, L. Flores Sanz de Acedo, A. Gabrielli, G. Gustavino, J. Hasenbichler (also with TU Vienna), H. Hillemans, A. Junique, I. Kremastiotis, A. Kluge, G. Kucharska, T. Kugathasan, M. LeBlanc, P. Leitao, M. Mager, P. Martinengo, M. Munker (now with U. Geneva), L. Musa, H. Pernegger, F. Piro, K. Rebane (also with Talinn University), F. Reidt, P. Riedler, I. Sanna (also with TU Munich), A. Sharma, W. Snoeys, C. Solans, M. Suljic, P. Svihra, G. Termo, M. Vicente (now with U. Geneva), J.B., Van Beelen, J. Van Rijnbach (also with Oslo U.)

TPSCo: M. Nakamura, M. Suzuki, N. Takahashi **Tower Semiconductor Ltd**: A. Fenigstein **Etesian Semiconductor Ltd**: A. Haim, E. Toledano

96 / 52

Back to App. TOC

App. E – ITS3 mechanics

E.1 – ITS3 mechanics : layout sketch



E.3 – ITS3 mechanics : layout sketch



ċ	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
ł			C)	C	\$		1	I	=	2)					
1			2	,	7	_	/		٠)	4						
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	

E.4 – ITS3 mechanics : mechanical integration



E.₅ – **ITS3 mechanics** : wind tunnel





- 17	-	-		-	 -	-	-	-	-	-	-	-
			~	-	,		_	_				
		1 /	í١	Т	/	L	•		,			
		Ľ	υ	1			,	2				
				-	 -	-	-	-	-	-	-	-

E.₆ – **ITS3 mechanics** : vibrations due to air flow





- Experimental test performed to assess dynamic stability of Layer 2 when exposed to 8 m/s air flow (maximum expected value)
- Noise with no air -> d m
 - d m for 8 m/s
- Linearity (error) of the sensor md!! -> New sensors of lower error to be purchased

c,	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	•
		-		•	_			,		_	~					
۰.		T	(۱	٠,	,	1	/	1	h	٠,	,				
5		I	Ľ	,	~	•	1		•	,	4	-				
5.											_					

9

Corrado Gargiulo, WP5 ITS3 Plenary 2023-05

E.₇ – **ITS3 mechanics** : Engineering Model 3



E.8 – ITS3 mechanics : mechanical integration







Rings : ALLCOMP LD foam $\rho = 0.2 \text{ kg/dm}^3$ k = 20 W/m.K







 $\begin{array}{l} \text{Longerons}:\\ \text{ERG DUOCEL foam}\\ \rho = 0.07 \ kg/dm^{3}\\ k = 0.05 \ W/m.K \end{array}$

÷	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	ľ
		-	~					,		_	-					
١.		Т	1	L	Л		1	/	L	2	۰.)				
		L	L	ľ	-	1	1			,	4					
1																
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1

S3 at IPHC / Sci. Council IPHC

E.9 - ITS3 mechanics : impact of carbon foam on material budget



M. Mager, CERN Detector Seminar 2021-09-24



0.1

RMS(kink) [mrad]

E.9 - ITS3 mecha. : impact of carbon foam on material budget

Thermal glue interface (less glue at the mechanical interface)





Mean value 0.07 %X0



Baseline

180 μm glue penetration
120 μm Glue + Carbon Fleece
100 μm Glue (between Si-Carbon foam)



Mean value 0.06 %X0





Mean value 0.120 %X0



Back to App. TOC

App. F – ITS<u>3</u> as a project

F.1 – **Synopsis** : specifications (1), ITS2 vs ITS3

	ITS-2 (<u>TDR</u>)	ITS-3 (<u>Lol</u>)
LHC period(s)	Run3 [2022-2025] + Run4	Run4 [2029-2032]
Number of layers	3+4	3 (+4 ITS-2)
beryllium pipe inner radius \underline{R}_{RRPP} (thickness ΔR)	1.82 cm [<u>CERN-news</u>] (0.08 cm, = 0.22% x/X ₀)	1.6 cm (0.05 cm, = 0.14% x/X _o)
r _{L0} / r _{L1} / r _{L2} r _{Last}	2.3 / 3.2 / 3.9 39.3 cm	1.8 / 2.4 / 3.0 39.3 cm
Magnetic field B _{solenoid}	0.2 and 0.5 T	0.2 and 0.5 T
Material budget per layer	0.3 % to 0.8 % x/X _o	0.05 % to <i>0.8 %</i> x/X _o
CMOS technology	180 nm	65 nm <i>(180 nm)</i>
Pixel size	$\approx 27 \ x \ 29 \ \mu m^2$	≈ 20 x 20 μm² (<i>+</i> ≈ <i>27 x 29</i>) μm²
Size of unitary base sensor	$\approx 1.53 \text{ x} 3 \text{ cm}^2$	≈ (5.6-9.5) x 27 cm²
Nb of sensors to assemble 3 inner layers	432	6 (!)
Non-Ionising Energy loss radiation	> 3.10 ¹² 1-MeV n _{eq} .cm ⁻²	> 3.10 ¹² 1-MeV n _{eq} .cm ⁻²
Total Ionising dose	> 0.3 Mrad	> 0.3 Mrad

108 / 52

F.₂ – **Synopsis** : specifications (2), ITS2 vs ITS3

ITS-2 (<u>TDR</u>)	ITS-3 (<u>Lol</u>)
	,

Consumed power (in the active volume, i.e. over the pixel matrix, \neq in the periphery)	< 35 mW/cm²	< 20 mW/cm²
Time resolution on hits	2-5 μs	≤ 2-5 μs
Time for charge collection per pixel	< 10 ns	<u>≤1 ns</u>
Spatial resolution	5 µm	\leq 5 μ m
Coverage in η	η < 2,0 to <i>1,3</i>	η < 2,2 to <i>1,3</i>
$\varepsilon_{\text{tracking ITS}}(p_T(h^{\pm}) = X \text{ GeV}/c)$	1 GeV/c: 98% 0.1 GeV/c: ~60%	1 GeV/c: 98% 0.1 GeV/c: ~75%
Fake hit rate	<< 10 ⁻⁶ event ⁻¹ .pixel ⁻¹	< 10 ⁻⁷ event ⁻¹ .pixel ⁻¹
Particle hit density	5 MHz.cm ⁻²	8.5 MHz.cm ⁻²
Total costs [R&D + Construction] (+ beam pipe, out of the given project)	≈ 15.2 <u>x10⁶</u> CHF	$\approx 6.0 \times 10^{6} \text{ CHF}$ (1.5 x10 ⁶ CHF)
Nb of institutes / Nb of countries	30 / 16	(≥19) / (≥ 8)

109 / 52
F.₃ – **ITS3 project** : validation points towards TDR

- 1. Bending chips : with ALPIDE 180-nm
- 2. (MLR1) 65-nm validation in terms of radiation hardness + detection efficiency
- 3. (ER1) : stitching + foundry yields

Ultra-light mechanics and cooling

- mechanical concept to hold thin sensors "without" material
 - development of assembly procedure
 - qualification of carbon foams
- verification and optimisation of air cooling concept

Thinning, bending, interconnection

- development of procedures to handle and bend large thin chips
- characterisation of electrical and mechanical properties of sensors after bending
- development of electrical interconnection to bent chips

Wafer-scale sensor development

- switch to 65 nm
 technology (TPSCo)
 - verification of the technology for radiation tolerance and charge collection
- stitched sensor design and test
 - chip architecture
 - optimisation for yield



Courtesy Magnus Mager

F.₄ – **ITS3 project** : current outline of the TDR

Contents

1	Exe	cutive Summary	7
2	Intro 2.1	Summary of Physics objectives - Motivation and goals - ITS2 limitations	9 9
	2.2	Summary of detector description and specification - Detector layout, beam con-	10
	0.2	Current of P & D and moduation alon	12
	2.5	Description of document	12
	4.1		1.00
3	Sen	sor ASIC	13
	3.1	Specifications and challenges (adding to specifications from introduction)	13
	3.2	Sensor principle and implementation	13
	3.3	Stitching principle and implementation	13
	3.4	Readout principle and implementation	13
	3.5	Power distribution	13
	3.6	Technology & Developments	14
		3.6.1 Process optimization	16
		3.6.2 DPTS	18
		3.6.3 APTS	18
		3.6.4 CE65	20
		3.6.5 Transistor test structures	20
		3.6.6 Building blocks	23
		3.6.7 MOSS	24
		3.6.8 MOST	26
	3.7	Qualification	28
		3.7.1 Introduction to qualification strategy	28
		3.7.2 Process modification selection	28
		3.7.3 Process split selection	28
		3.7.4 Reverse bias	29
		3.7.5 Radiation hardness	30
		3.7.6 Detection efficiency and fake-hit rate	32
		3.7.7 Spatial resolution and cluster size	33
		3.7.8 Power consumption?	34
		3.7.9 Stitched sensor testing: TBD later	34
	3.8	Summary of results and development plan	34
4	Det	actor components and integration	37
	4.1	Bequirements and Challenges	37
	42	Detector laver	38
		4.2.1 Material budget	39
	4.3	Mechanics and cooling	40
	1.0	4.3.1 Design	40
		4.3.2 Materials and production processes	41
		43.3 Thermal characterization	46
		40.4 Mulaniad damatation	50

		4.3.5 Mechanics and cooling alternative designs	5
	4.4	Flexible printed circuit	5
		4.4.1 FPC tails assembly	5
		4.4.2 FPC electrical characterization	5
	4.5	Detector assembly	6
		4.5.1 H-laver assembly	6
		4.5.2 H-layers integration	6
		4.5.3 II-detector inspection	6
		4.5.4 Detector alternative layout	6
	4.6	Silicon thinning	e
		4.6.1 Single reticle	6
		462 Full wafer	6
	47	Silicon bending	6
	1.7	471 Machanical properties of bart silicon	2
	1 2	4.11 Mechanical properties of bent shicon	6
	4.0	A81 Washendis to bailing	-
		4.8.1 Wire bonding technique	0
	4.0	4.6.2 Fail-back options	6
	4.9	Bent ALFIDE characterisation	-
		4.9.1 Introduction	t
		4.9.2 Results after bending along short edge	1
		4.9.3 Results after bending along long edge	7
	4.10	Bent MLR1 test structure characterisations	7
		4.10.1 Bent sample preparation	7
		4.10.2 MLR1 test structure curvature measurement	7
		4.10.3 Custom electronics and interconnections	7
		4.10.4 65 nm electrical performance after bending	7
	4.11	ITS3 large scale prototype: super-ALPIDE	7
		4.11.1 Description	7
		4.11.2 Assembly	8
		4.11.3 Functional characterization	8
5	Glob	al support structure, services and installation	8
	5.1	General requirements	8
	5.2	Service support structure	8
	5.3	Services	8
	5.4	Beam pipe	8
	5.5	Installation and removal	8
	5.6	Survey and mechanical alignment	8
6	Off-	detector electronics	8
	6.1	System Architecture	8
		6.1.1 Detector readout, control and trigger	g
		6.1.2 Power Distribution	ş
		6.1.3 Operational Environment	g
	6.2	Detector Operation	0
		6.2.1 Monitoring and Safety	0
		6.2.2 Configuration	0
		6.2.3 Calibration	0
	6.3	EDITING ONGOING: Input to the simulation	10

7 Detector performance

•	Det	eccor performance	
	7.1	Simulation and reconstruction	103
		7.1.1 Simulation	103
		7.1.2 Reconstruction	104
	7.2	Particle density and radiation load	105
	7.3	Track reconstruction efficiency and pointing resolution	109
		7.3.1 Performance with default configuration	109
		7.3.2 Dependence of tracking performance on pixel pitch, material budget, and	
		layer radii	109
	7.4	Impact of dead zones	111
		7.4.1 Single-track	111
		7.4.2 HF decay reconstruction	111
	7.5	Performance for beauty-strange mesons	113
	7.6	Definition of layout	113
		7.6.1 Impact for strangeness tracking	113
		7.6.2 Impact for single-track efficiency (matching)	113
	7.7	Effect of misalignment	113
8	Mile	estones	117
•			110

- TDR document and editorial team set up
- ALICE-internal procedure being defined
- Aiming at presentation to LHCC end 2023
- Targeting approval beginning 2024

Magnus Mager (CERN) | ITS3 | ALICE upgrade week | 09.05.2023

c,	-	-	-	-	-	-	-				-	-	-	-	-	
					-			,		_	-					
۰.		T		L	Т			/	1	2	1)				
		I		L			1			,	4					
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1

Magnus Mager, ITS3 Plenary 2023-05

F.₅ – **ITS3 project** : cost estimates for the whole ITS3

Project cost estimate breakdown for the whole ITS3 project (kCHF), ased on the ALICE ITS2 experience Partial update wrt to LoI 2019 ?

i) the rising costs around <u>65-nm</u> Engineering Runs (foundry + tests)

the costs of a foundry run which now amount to 650-700 k\$ per run, including post-processing like thinning and dicing (and not anymore 300-400 k\$ like for the 180-nm technology node)
 200-300 kCHF/run for DAQ cards and tests

ii) <u>beam pipe</u> R&D (600 kCHF) and construction (900 kCHF) costs, now out of the ITS3 project itself + now covered by the ALICE collaboration as a whole.

Item	R&D		Constru	ction	Total Co	ost
TOTAL	≈ 3450	(LoI: 1900)	≈ 2500	(LoI: 3400)	<mark>≈ 5950</mark>	(LoI: 5300)
Beampipe		(LoI: 600)		(LoI: 900)		(Lol: 1500)
Pixel CMOS sensors	3x700 = 2100	(LoI : -600)	700	(LoI : 800)	2800	(Lol : 1400)
Sensor test	3x250 = 750	(LoI: 100)	250	(LoI: 150)	1000	(LoI: 250)
Thinning & bending	200		300		500	
Hybrid printed circuit	100		100		200	
Mechanics	150		350		500	
Assembly & test	50		200		250	
Installation & alignment	-		200		200	
Air cooling	100		150		250	
Services	0		100		100	
Patch panels	0		150		150	

iii) middle-end readout
Strategy
= update of Readout-units *i.e.* new DSB (100 k€ for 3-layer ITS3)
+ 6-12 Extra CRU
≤ 6-12x (≈ 8k€/CRU)

112 / 52

2022-10 update of [ITS3-LoI] from 2019 (Section 7, p.29, Tab.8). See line by line explanation there

F.₆ – **ITS3 project** : institutional partners and cost sharing

 CERN Italy (INFN+Universities) France (IN2P3+) 	$\approx 2 M €$ $\approx 2 M €$ $\longrightarrow TBD$
 the Netherlands (NIKHEF, Utrecht) Korea (Inha, Yonsei, Pusan) Sweden (Lund) Norway (Bergen, USN Vestfold) Czech Republic (Prague Univ., Prague Nation. Acad. of Sci.) 	<mark>N/A ?</mark> ≈ 300 k€ ≈ 300 k€ ≈ 300 k€ ≈ 150 k€
• USA (Berkeley, BNL ? LNL ? Stanford ? (<i>if USA are in, synergies with EIC and/or Cool Copper Collider</i>)	N/A ?



v 1.1 (2023-05-16)

F.₇ – **ITS3 project** : global milestones and timeline, Gantt

Milestone		2022			2023			2024			2025				20	26		2027				Date	Comment			
	Q1	02	03	Q4	Q1	Q2	03	Q4	Q1	02	Q3	Q4	Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4		
ER1 tape out				٠																					done!	Y
ER2 spec review				4	•																				last steps	
ER1 sensors on bench					-	-																			Jun 2023	
ER1 first test results					$ \langle$	C																			Sep 2023	
TDR							14	٠																	Oct 2023	
ER2 tapeout								-	\blacklozenge																Feb 2024	
ER2 produced & diced											-														Sep 2024	
ER2 first test results											(-													Dec 2024	
QM (ER2 half-barrel)												1													Feb 2025	
ER3 EDR																									Mar 2025	
ER3 tape out														-											Jun 2025	
ER3 produced & diced													$ \langle$		1	-									Jan 2026	
ER3 qualified																(-								Apr 2026	
FM (ER3 full detector)														/			9	-							Jul 2026	
commissioned																			4						Sep 2026	
start of installation																				/			-		Nov 2027	includes lumped contingency

Contingency

Magnus Mager, <u>9 May</u> 2023, ALICE Upgrade Week 2023-05

Back to App. TOC

App. G – IPHC in the ITS3 project

G.1 – IPHC C4 π platform : from chip design to integration



Design of Test and DAQ benches for:

- Functional test of sensors on probed wafers
- At Lab, Characterization:
- On Experimental Site

Characterization of Sensors and IP blocks

1.25 V

- At laboratory: X Fe55, Beta Sr90, laser
- · On the experimental sites: beams, irradiations

Design, Integration and Test

Detection systems based on MAPS (ladders)



Construction & Installation on sites STAR (USA)

- BEAST-BELLE2 (Japan)
- ALICE (Switzerland)

116 / 52

Technical coordination

$G_{.2}-IPHC\ C4\pi\ platform\ :\ {\rm from\ chip\ design\ to\ integration}$

	Detection elements	\rightarrow	Sensing diodes	
	"Very front-end"	\rightarrow	Pixel electronics	
	Building blocks (IP)	\rightarrow	References, Digitization, I/O	ы
	Digital system	\rightarrow	RTL description	erin
tion	Digital system	\rightarrow	Synthesis/Routing	nast
efini	Implementation /Integration (DoT)	\rightarrow	Architectural design	ols r
s's de	Verification / Production	\rightarrow	Manufacturing rules	D to
cture	PCB Components	\rightarrow	Including CMOS sensors	S
hite	Characterization		Test benches design/ DAQ	
Arc	Test benches integration		PCB board, Monitoring	
	IP block's characterization		Electrical tests	
	Sensor's characterization		Lab-Beam-Irradiation	
	Production test	\rightarrow	Detector construction	
	PCB board	\rightarrow	Design, execution	
	Test probing	\rightarrow	Testing sensors on wafer	
	Bonding	\rightarrow	Micro connections	

117 / 52

$G_{.2} - IPHC \ C4\pi \ platform$: from chip design to integration



21 persons (2022-10)



Courtesy Christine Hu

$G_{.3} - ALICE-ITS3 \& BelleII-VTX : simultaneously at C4\pi$



Common slide J.Baudot (BelleII) and A.Maire (ALICE)

G.4 – Synopsis : signatories IPHC

In gray = persons identified on technical aspects

• group ALICE :



louri BELIKOV (50-75%), Boris HIPPOLYTE (15-25%), Christian KUHN (20%), Antonin MAIRE (40-80%), Fouad RAMI (retired 2023-12), Christelle ROY, Yves SCHUTZ (retired 2019, emeritus) Marc IMHOFF (80%) (doctorants: Alexandre BIGOT, Romain SCHOTTER, Yongzhen HOU, Yitao Wu)

• group PICSEL :

Auguste BESSON (5%), Ziad El Bitar (5%), Serhiy SENYUKOV (30-50%)

• <u>plateform C4 π </u> :

Jérôme BAUDOT (5%), Claude COLLEDANI (5%), Christine HU (15%), Gilles CLAUS (5%) Frédéric MOREL (50-70%),

- . design CMOS : Andrei DOROKHOV (70%), Xiaochao FANG (100%), Thanh Hung PHAM (15%), Isabelle VALIN (15%), Grégory BERTOLONE (20%), Abdelkader HIMMI (15-50%)
- . microconnectique : Franck AGNESE (30%), Olivier CLAUSSE (10%), Christophe WABNITZ (10%)

. tests : Kimmo JAASKELAINEN (50-100% mais sur CE65v1+v2),

(doctorants: Jean SOUDIER (50%, arch. numérique), Corentin LEMOINE (>50%, analogique))

Back to App. TOC

App. H – ITS3 physics

H.1 – Physics incentives : summary

 $g + u,d,s,c,b(t) \iff$

$$u,d,s \begin{cases} \bullet \pi^{\pm} \pi^{0} K^{\pm} K^{0}_{s} \dots p \land \Sigma^{\pm}(uus) \Xi^{\pm}(dss), \Omega^{\pm}(sss) \dots \\ \eta(547) \omega(782) \dots K^{0}(892) \phi(1020) \Sigma^{\pm}(1385) \land (1520) \Xi^{0}(1530) \\ + d t {}^{3}\text{H}e^{2+} 4\text{H}e^{2+} \dots \\ + {}^{3}_{\Lambda}\text{H}, {}^{4}_{\Lambda}\overline{\text{H}e^{2+}} \rightarrow {}^{3}\text{H}e^{2+} p \pi^{-} . \end{cases}$$

$$\bullet (D^{0} D^{+} D^{*+} D^{+}_{s}) \dots \eta_{c} J/\psi \chi_{Ci} \psi(2S) \dots \\ \land C^{+}(udc) \rightarrow pK^{-}\pi^{+} \text{ or } pK^{0}s \quad (c\tau \approx 60 \ \mu\text{m}) \\ \equiv_{c}^{-}(usc) \rightarrow pK^{-}\pi^{+} \text{ or } \Xi^{-}2\pi^{+} \quad (c\tau \approx 136 \ \mu\text{m}) \\ \equiv_{c}^{-}(dsc) \rightarrow \Xi^{-}\pi^{+} \quad (c\tau \approx 45 \ \mu\text{m}) \\ \Omega_{c}^{-}(ssc) \rightarrow \Omega^{-}\pi^{+} \quad (c\tau \approx 80 \ \mu\text{m}) \\ + c - \text{deuteron} (\Lambda_{c}n)^{+} \rightarrow dK^{-}\pi^{+}? \ c - \text{triton} (n\Lambda_{c}n)^{+}? \end{cases}$$

$$\bullet \text{heavy-flavour } (\mu^{\pm}, e^{\pm}) \\ \bullet B^{0} B^{\pm} B^{0}_{s} \dots Y(1S, 2S, 3S) \dots \\ \Lambda_{b}^{-}(udb) \dots \\ (\bullet e^{\pm} \mu^{\pm} \gamma) \\ (\bullet W^{\pm} \gamma/Z^{\circ}) \end{cases}$$

1. improve low- p_{T} Ax ε for stable particles

122 / 52

4 TeV

H.1 – Physics incentives : summary

g + u, d, s, c, b(t) <=>

$$u,d,s \begin{cases} \bullet \pi^{\pm} \pi^{0} K^{\pm} K^{0}_{s} \dots p \land \Sigma^{\pm}(uus) \Xi^{\pm}(dss), \Omega^{\pm}(sss) \dots \\ \eta(547) \omega(782) \dots K^{0}(892) \varphi(1020) \Sigma^{\pm}(1385) \land (1520) \Xi^{0}(1530) \\ + d t {}^{3}\text{He}^{2+} 4\text{He}^{2+} \dots \\ + {}^{3}_{\Lambda}\text{H}, {}^{4}_{\Lambda}\overline{\text{He}}^{2+} \rightarrow {}^{3}\text{He}^{2+} p \pi^{-} . \end{cases}$$

$$\bullet (D^{0} D^{+} D^{*+} D^{+}_{s}) \dots \eta_{c} J/\psi \chi_{Ci} \psi(2S) \dots \\ \wedge_{c}^{+}(udc) \rightarrow pK^{-}\pi^{+} \text{ or } pK^{0}s \quad (c\tau \approx 60 \ \mu\text{m}) \\ \Xi^{-}_{c}(usc) \rightarrow pK^{-}\pi^{+} \text{ or } \Xi^{-}2\pi^{+} \quad (c\tau \approx 136 \ \mu\text{m}) \\ \Xi^{-}_{c}(dsc) \rightarrow \Xi^{-}\pi^{+} \quad (c\tau \approx 45 \ \mu\text{m}) \\ \Omega^{-}_{c}(ssc) \rightarrow \Omega^{-}\pi^{+} \quad (c\tau \approx 80 \ \mu\text{m}) \\ + c - \text{deuteron} (\Lambda_{c}n)^{+} \rightarrow dK^{-}\pi^{+}? \ c - \text{triton} (n\Lambda_{c}n)^{+}? \\ \bullet \text{ heavy-flavour } (\mu^{\pm}, e^{\pm}) \\ \bullet B^{0} B^{\pm} B^{0}_{s} \dots Y(1S, 2S, 3S) \dots \\ \Lambda^{-}_{b}(udb) \rightarrow \Lambda^{-}_{c}\pi^{-} \dots \\ (\bullet e^{\pm} \mu^{\pm} \gamma) \\ (\bullet W^{\pm} \gamma/Z^{\circ}) \end{cases}$$

1. improve low- p_{T} Ax ε for stable particles

2. improve track pointing resolution : displaced vertexing, prompt/non-prompt

123 / 52

4 TeV

H.1 – **Physics incentives** : summary

u,d,s



$$\int_{a,d,s} \begin{cases} \bullet \pi^{\pm} \pi^{0} K^{\pm} K^{0}_{s} \dots p \Lambda \Sigma^{\pm}(uus) \Xi^{\pm}(dss), \Omega^{\pm}(sss) \dots \\ \eta(547) \omega(782) \dots K^{0}(892) \phi(1020) \Sigma^{\pm}(1385) \Lambda(1520) \Xi^{0}(1530) \\ + d t {}^{3}\text{He}^{2+} 4\text{He}^{2+} \dots \\ + {}^{3}_{\Lambda}\text{H}, {}^{4}_{\Lambda}\overline{\text{He}}^{2+} \rightarrow {}^{3}\text{He}^{2+} p \pi^{-} . \end{cases}$$

$$\circ (D^{0} D^{+} D^{*+} D_{s}^{+}) \dots \eta_{c} J/\psi \chi_{ci} \psi(2S) \dots \\ \Lambda_{c}^{+}(udc) \rightarrow pK^{-}\pi^{+} \text{ or } E^{-}2\pi^{+} (c\tau \approx 60 \ \mu\text{m}) \\ \Xi_{c}^{-}(usc) \rightarrow pK^{-}\pi^{+} \text{ or } \Xi^{-}2\pi^{+} (c\tau \approx 136 \ \mu\text{m}) \\ \Xi_{c}^{-}(dsc) \rightarrow \Xi^{-}\pi^{+} (c\tau \approx 45 \ \mu\text{m}) \\ \Omega_{c}^{-}(ssc) \rightarrow \Omega^{-}\pi^{+} (c\tau \approx 80 \ \mu\text{m}) \\ + c - deuteron (\Lambda_{c}n)^{+} \rightarrow dK^{-}\pi^{+} ? c - triton (n\Lambda_{c}n)^{+} ? \\ \bullet \text{ heavy-flavour } (\mu^{\pm}, e^{\pm}) \\ \bullet B^{0} B^{\pm} B^{0}_{s} \dots Y(1S, 2S, 3S) \dots \\ \Lambda_{b}^{-}(udb) \rightarrow \Lambda_{c}^{+}\pi^{-} \dots \\ (\bullet e^{\pm} \mu^{\pm} \gamma) \\ (\bullet W^{\pm} \nu/Z^{\circ}) \end{cases}$$

1. improve low- p_{T} Ax ε for stable particles

2. improve track pointing resolution : displaced vertexing, prompt/non-prompt

• **3.** "strangeness tracking" [hits left by charged $\Xi^{\pm}(dss), \Omega^{\pm}(sss), \Sigma^{\pm}(uus)$]

b

124 / 52

|4 TeV

H.₂ – Physics incentives : improve low- $p_T A_{x\varepsilon}$



 \rightarrow Importance to be as <u>efficient</u> as possible in low p_{τ} detection, on an <u>event-by-event basis</u> ...

Why ? crucial to study correlation between particles, get the particle of interest in its QCD context. QCD+QGP physics happen essentially at *low* and *intermediate* p_{T}

... "Low
$$p_{T}$$
", but how low ?

125 / 52

H.3 – 1st reason to commit : physics analyses

Heavy quarks (c,b) facing collectivity

- total cross-section of charm production for $p_T > 0$ and $y \approx 0$ (baryons, mesons, quarkonia)
- single-charm baryons : $\Lambda_{c}^{+}(udc)$, $\Xi_{c}^{+}(usc)$, $\Xi_{c}^{0}(dsc)$, $\Omega_{c}^{0}(ssc)$ (with strangeness tracking)
 - \rightarrow hadronization of charmed quarks (recombination mechanisms)

+ their sensitivity to the QGP medium (hydrodynamisation, chemical equilibration, thermalisation / transport coefficients)

<u>ITS3 help</u>: a drastic increase in the significance of the reconstructed signal + in the spatial precision

(increasingly complex decay topologies, typically ranging from 2 to 6 bodies)

÷				-	-	-	-	-			-	-	-	-	-	
								,		_	_					
۰.		T		,	4			/	I	2	۰.)				
		I	4	<u>_</u>	U	,	1			,	4					
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	

H.3 – 1st reason to commit : physics analyses

Heavy quarks (c,b) facing collectivity

- total cross-section of charm production for $p_T > 0$ and $y \approx 0$ (baryons, mesons, quarkonia)
- single-charm baryons : $\Lambda_{c}^{+}(udc)$, $\Xi_{c}^{+}(usc)$, $\Xi_{c}^{0}(dsc)$, $\Omega_{c}^{0}(ssc)$ (with strangeness tracking)
 - \rightarrow hadronization of charmed quarks (recombination mechanisms)

+ their sensitivity to the QGP medium (hydrodynamisation, chemical equilibration, thermalisation / transport coefficients)

<u>ITS3 help</u>: a drastic increase in the significance of the reconstructed signal + in the spatial precision

(increasingly complex decay topologies, typically ranging from 2 to 6 bodies)

Interactions between hard partons and with medium constituents

- intra-jet modifications (jet shapes, jet structures, reconstructed using charged particles)
- interplay between jets and surrounding underlying-event
- di-jets with flavour-tagging (i.e. complete topological reconstruction of heavy mesons and baryons within the jets)
 - \rightarrow measurements on the energy losses of charm and beauty as a function of multiplicity/centrality

<u>ITS3 help</u>: high granularity + access to the tracks that make up the jets down to low p_T^{track}

17	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
			-		_			,		_	_				
		Т)	7			/	1	-	۰.)			
		L	4		1		1)	2				
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

H.3 – 1st reason to commit : physics analyses

Heavy quarks (c,b) facing collectivity

- total cross-section of charm production for $p_T > 0$ and $y \approx 0$ (baryons, mesons, quarkonia)
- single-charm baryons : $\Lambda_{c}^{+}(udc)$, $\Xi_{c}^{+}(usc)$, $\Xi_{c}^{0}(dsc)$, $\Omega_{c}^{0}(ssc)$ (with strangeness tracking)
 - \rightarrow hadronization of charmed quarks (recombination mechanisms)

+ their sensitivity to the QGP medium (hydrodynamisation, chemical equilibration, thermalisation / transport coefficients)

<u>ITS3 help</u>: a drastic increase in the significance of the reconstructed signal + in the spatial precision

(increasingly complex decay topologies, typically ranging from 2 to 6 bodies)

Interactions between hard partons and with medium constituents

- intra-jet modifications (jet shapes, jet structures, reconstructed using charged particles)
- interplay between jets and surrounding underlying-event
- di-jets with flavour-tagging (i.e. complete topological reconstruction of heavy mesons and baryons within the jets)
 - \rightarrow measurements on the energy losses of charm and beauty as a function of multiplicity/centrality
 - <u>ITS3 help</u>: high granularity + access to the tracks that make up the jets down to low p_T^{track}

Correlations between rapidity domains

- correlation ITS3 (|y| < 2.2) + MFT (y fwd)
 - \rightarrow map the event activity over a large y range
 - ITS3 help : ITS3 standalone tracking

c,	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
					~			,		_	-					
۰.		Т		,	Q		1	/	L	-	۰.	,				
		I	4	<u> </u>	U)	1)	2					
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1

H.₄ – **Physics** : strangeness tracking, example of ALICE3

Figure 18: (left) Illustration of strangeness tracking from full detector simulation of the Ξ_{cc}^{++} decay into $\Xi_c^+ + \pi^+$ with the successive decay $\Xi_c^+ \to \Xi^- + 2\pi^+$. (right) Close-up illustration of the region marked with a red dashed box in the left figure, containing the five innermost layers of ALICE 3 and the hits that were added to the Ξ^- trajectory (red squares).



ALICE3 Lol, CERN-LHCC-2022-009

ALICE ITS3 at IPHC / Sci. Council IPHC

Back to App. TOC

App. I – LPSC Grenoble, ITS3 activities

Note d'organisation KDP2 (vFinale, 04 mai 2023)

.2 – ALICE France : livrables français pour ITS3

	 <u>1.a</u> Conception de la <u>matrice de pixels</u> • au niveau analogique (collection de charge et électronique de front-end) • au niveau digital (traitements numériques et gestion de la puissance) 	[IPHC]
	<u>1.b</u> Qualification et tests des prototypes CMOS soumis pour fonderie	[IPHC, +IP2I]
	 <u>2.a</u> Cartes de l'<u>électronique de <i>middle-end</i></u> (lecture, pilotage, alimentation d'ITS3) • Conception des cartes • Production des cartes 	[LPSC]
	 Intégration mécanique et optronique (conception et réalisation des supports m 	écaniques)
	<u>2.b</u> Pièces mécaniques pour le <u>circuit de refroidissement</u>	[LPSC]
	3. Intégration et micro-connectique électroniques en vue de l'installation finale	[IPHC]
	<u>4.</u> Assemblage d'un détecteur selon le plan de sauvegarde (<u>Super ALPIDE</u>)	[IPHC]
∧ •	√B: Calculs algorithmess de reconstr° éste (sentessing tradice alignment directed) y lieu se	

algorithmes de reconstr° évts (vertexing, tracking, alignement, simulations) + lien reconstr° ITS2+3
 relégués aux missions courantes des trois équipes ALICE [IPHC, IP2I, LPSC]
 nas de livrable précis attendu de la part de la communauté française

 \rightarrow pas de livrable précis attendu de la part de la communauté française.

I.2 – Se repérer dans l'ITS3 : périphérie immédiate



Corrado Gargiulo, WP5 ITS3 Plenary 2023-04

1.3 – Work breakdown : 2. électronique "middle-end"

A. Optronique de lecture + B. Électronique de contrôle-commande (DCS)

- Direct connection between detector and optical transceiver (VTRx+)
- ! No data processing
 - IpGBT encoding
- Slow control via IpGBT
 - E-links to detector
- Multiple boards with boardto-board connections for control and power

 A master board for control
- Radiation qualified CERNdeveloped components



Difficulté claire de maintenir une telle cadence à travers des lignes Cu sur des distances > O[10 cm]

ċ	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	•
			-		_			,		_	-					
۰.		Т	÷.	2	7		1	/	1	-	۰.	,				
		I	~)	J)	1)	2					
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	•

Ola Gröttvik, WP6, ITS3 Plenary 2023-05

I.2 – Se repérer dans l'ITS3 : périphérie immédiate



Corrado Gargiulo, WP5 ITS3 Plenary 2023-04

1.3 – Work breakdown : 2. électronique "middle-end"

C. Électronique liée à la répartition de l'alimentation



Ola Gröttvik, WP6, ITS3 Plenary 2023-05

I.3 – Work breakdown : 2. électronique "middle-end"

Dans le détails,

Item 1. Concevoir un ensemble démonstrateur de concept

- Valider les solutions d'alimentation (DCDC sous radiation + champ magnétique)
- Valider la <u>conversion</u> "cuivre" vers "optique" (≈ 10 Gb.s⁻¹)
- Valider la mise en œuvre des solutions de monitoring tension/courant

(= ASIC lpGBT et protocole associés)

(NB: développement de firmware et software requis !)

- Premières validations des concepts à mettre en œuvre pour épouser le <u>volume</u> mécanique disponible (modularisation, connectique)
- <u>Item 2.</u> Travail <u>mécatronique</u> avec l'appui de mécaniciens IN2P3 pour intégrer la solution complète dans le tracker
- **Item 3.** Adapter le <u>firmware CRU</u> (opéré actuellement sur hardware PCIe40) pour piloter et lire la solution. Plusieurs hardwares envisagés (FELIX également)

136 / 52

.3 – État technique : volet 2. Detector Service Boards, électro.

Schéma logique du 1^{er} prototype de carte DSB (17 mai 2023)

 \rightarrow composants connus (lbGBT, VTRx, bPOLxx + PCB),

<u>But</u> : preuve de la maîtrise logique pour le TDR (*i.e. sans contrainte véritable de volume ou de radiotolérance*)



D. Tourres LPSC WP6 2023-05-17WP6 2023-05-17

v 1.4 (2023-05-22)

1.3 – État technique : volet 2.a Detector Service Boards, méca.



ITS2 middle-layer L3 remains! (stave extension + support)

ITS<u>3</u> [L0+L1+L2] (v2023-03-23) \rightarrow Supports à minimiser

Définition technique du projet (exigences, performances), naissante

 \rightarrow terrain de dvlpt encore mouvant, à l'interface de \neq WP (donc \neq interlocuteurs)

<u>Objectif</u> : Management du lot + tests intégration + ingénierie + qualité,

mais intégration au CERN (à ce stade)

<u>Remarques</u> :

- + : Développement de l'utilisation d'imprimantes 3D résines UV LCD et FDM Hte Température
- + : Enveloppe de l'ITS2 connue + maturité des matériaux utilisés
- - : Grande incertitude sur les contraintes thermiques ... (risque de drain thermique traversant)
- - : Complexification de l'intégration ? → fort impact sur les *Ress. Hum.* nécessaires

138 / 52

v 1.4 (2023-05-22)

1.3 – État technique : volet 2.b tubulures de refroidissement



Aspect attractif de cette R&D :

- au-delà des concepts classiques pour la fabrication des connecteurs bi-matière avec faible transmission des contraintes sur le détecteur
- Occasion de développer un nouveau concept d'intégration optimisé,

minimisant le "material budget" avec des technologies au-delà de l'état de l'art actuel

Définition technique, débutée (exigences, performances) + en évolution continue (EM<u>3</u>...) 1^{er} prototypes déjà livrés (utilisation d'imprimantes 3D)

 \rightarrow Ingénierie des process de fabrication à développer, qualité des interfaces à optimiser

<u>Remarques</u> :

• Grande incertitude sur les matériaux définitifs (ex: si bi-matériaux, \rightarrow dvlpts particuliers)



• Complexification du process de fabrication ? -- fort impact sur Ress. Fin. ALICE ITS3 at IPHC / Sci. Council IPHC

3D-printed air ducts L0 to L2
(LPSC, ≈ 2023-04)
3D résines UV LCD et FDM H^{te} Temp.



.3 – ITS3 IN2P3 : 2.a.1 <u>Conception</u> + 2.a.2 <u>Production</u> des DSB



v1.1 (2023-05-16)

v 1.4 (2023-05-22)

.5 – ITS3 IN2P3 : 2.a+b Integration <u>mécanique</u> de la périphérie



.3 – Coûts In2p3 : 2.a.1 <u>Conception</u> des Detector Service Boards

<u>RH :</u>

[2023-05 /2023-11] démonstrateur testé pour rédaction du TDR
 ≈ (2±0.5) ETP (2 concepteurs électroniciens + 1 CAO-PCB)



- [2024-01 / 2024-08] démonstrateur bis = prototype optimisé, en terme de *mécatronique*
- + [2024-08 / 2024-12] test du démonstrateur avec un capteur MOSS2 ER2
 ≈ 2.5^{+0.5} ETP concepteurs élec (2 concepteurs électroniciens, + 1 CAO-PCB + 1 mécanicien⁺)
- [2025] finaliser la DAQ + le contrôle commande avec ER3 ITS3 final ≈ 1.5 FTE (2 concepteurs électroniciens)

Budget :



.4 - Coûts In2p3 : 2.a.2 <u>Production</u> des Detector Service Boards

<u>RH :</u>



- [2025] finaliser la DAQ + le contrôle commande avec ER3 ITS3 final
 - \approx 1.5 FTE (2 concepteurs électroniciens)
- [2025-2026] production et tests des cartes finales
 ≈ 1 FTE

Budget :



• [2025-2028] missions tests CERN = **5k€/an**, 4 ans

1.5 – Coûts In2p3 : 2.a+b Integration <u>mécanique</u> de la périphérie

RHSERM LPSC : (mécanique cartes + refroidissement)Denis GRONDIN [IR],10% en 2023Johan MENU [IE]20% sur 3 ans [2023-2026] (T4) / 40% (si besoin refroidissement DSB)Sébastien ROUDIER [IE]5% sur 3 ans, [2023-2026] 3 ans (Impression 3D)+ Atelier

Budget (mécanique cartes + refroidissement)

- Budget fonctionnement : ≈ 8 k€/an, 4 ans [2023-2026]
 - Matériaux pour impressions 3D résines UV LCD et FDM Hte Température
 - \rightarrow Quels risques suivant les spécifications projet ?
- ⁽²⁰²³⁻⁰⁵⁻²⁵⁾ Circuit de refroidissement *indépendant* pour DSB : (type cold plate/air) <u>8 k€</u> (ou /eau : <u>15k€</u>)
 - Matériaux (mousse de carbone + composite): si nécessaire pour le projet, risque: <u>> 10 k€</u>
 - <u>Ex</u>: 1 plaque de 12"x12"x1" en 2017 = (2600\$ en densité 0.2 g/cc) ou (3600\$ en 0.6 g/cc)
 - Sous-traitance mécanique ? (cuissons autoclave, moules, usinage de drains thermiques traversant le détect.): > 20 k€
 - Budget missions : 1 k€/an, 6 ans[2023-2028]
 - Budget équipement : Imprimante UV LCD Gde dimensions : 4 k€ [2023]
 - \rightarrow Risque à terme, si la technologie évolue, Imprimante *bi-matière* H^{te} T°?
 - \rightarrow demande IN2P3 mi-lourd 2025 ou sous-traitance ?

144 / 52



v 1.0 (2023-05-15)

Back to main TOC

App. J – Organisation et responsabilités associées
[2023-2029]

J.1 – Organisation : Ressources managériales

- Responsabilité scientifique IN2P3 : Antonin MAIRE (IPHC), 0.1 ETP/an, [2023-2029]
 Responsabilité technique IN2P3 : *TbD*
- Responsabilités scientifiques locales : IP2I : Cvetan Cheshkov, 0.1 ETP/an, [2023-2029] IPHC : Antonin MAIRE, 0.3-0.5 ETP/an, [2022-2029]
 - LPSC : Rachid GUERNANE, 0.4 ETP/an,

 \rightarrow réunions (bi-)hebdomadaires : jeudis 09h30 pour 30-60 min

Responsabilités techniques locales :

IP2I :

 $\mathsf{IPHC}:$

LP

 design CMOS : test et qualification : 	Frédéric MOREL, Serhiy SENYUKOV,	<mark>0.2-0.3 ETP/an, [2023-2025]</mark> ≈ <mark>0.2 FTE/an</mark> , [2020- <mark>2026</mark> +]
SC : • électronique: • mécanique	Olivier BOURRION, Denis GRONDIN,	<mark>0.3 FTE/an</mark> , [2023- <mark>2028]</mark> 0.1 FTE/an, [2023- <mark>2024</mark> *]

146 / 52

v 1.0 (2023-05-15)

Back to main TOC

App. K – État technique & TRLs

<mark>v 1.4 (2023-05-22)</mark>

K.1 – Tech. Readiness Level : définitions

<u>Niveau</u>	Nom synthétique	Définition
TRL1	Principe de base	Principes de base observés et identifiés
TRL2	Application formulée	Concept technologique et/ou application formulés
TRL3	Preuve du concept	Preuve du concept analytique + preuve expérimentale de la fonction et/ou de la caractéristique critique
TRL4	Validation fonctionnelle	Vérification fonctionnelle en environnement de laboratoire au niveau composant et/ou maquette
TRL5	Modèles à échelle réduite	Vérification en environnement représentatif de la fonction critique au niveau composant et/ou maquette
TRL6	Validation de la conception	Démonstration en environnement représentatif des fonctions critiques de l'élément au niveau modèle
TRL7	Qualification d'un modèle	Démonstration en environnement opérationnel de la performance de l'élément au niveau modèle
TRL8	Qualification du syst. réel	Système réel développé et jugé apte à l'expérience
TRL9	Opération du syst. réel	Système réel ayant été utilisé à l'identique et avec succès lors d'une expérience dans l'environnement idoine.

basée sur la norme ISO 16290:2013

v 1.4 (2023-05-22)

K.2 – Tech. Readiness Level : évaluations

- **<u>1.a</u>** Conception de la matrice de pixels
- TRL4 au niveau analogique (collection de charge et électronique de front-end)
- TRL3 au niveau digital (traitements numériques et gestion de la puissance)
- TRL6 <u>1.b</u> <u>Qualification et tests</u> des prototypes CMOS soumis pour fonderie
 - **<u>2.a</u>** Cartes de l'<u>électronique de *middle-end*</u> (lecture, pilotage, alimentation d'ITS3)
- TRL2 Conception des cartes
 - Production des cartes
- TRL1 Intégration mécanique et optronique (conception et réalisation des supports mécaniques)
- TRL5 <u>2.b</u> Pièces mécaniques pour le <u>circuit de refroidissement</u>
- TRL3 <u>3.</u> Intégration et micro-connectique électroniques en vue de l'installation finale
- TRL3 <u>4.</u> Assemblage d'un détecteur selon le plan de sauvegarde (<u>Super ALPIDE</u>)

c.	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
				-	_			,		_	-				
		1	1	1	U		1	1	1	5	7)			
		I	~	t.	2		1)	2				
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

v 1.0 (2023-05-15)

Back to main TOC

App. L – Portefeuille de risques

<mark>v 1.3 (2023-05-19)</mark> v 1.4 (2023-05-22)

L.1 – **Risques** : 1.a design <u>CMOS</u> de la matrice de pixels

- **<u>1. Stitching</u>** selon *z*, capteur 100% opérationnel ? \rightarrow clarification avec tests ER1 MOSS1...
- **2.** Distribution/<u>régulation de puissance</u> le long du capteur 2,5 V stabilisés sur ... $Z \approx 26$ cm Pb : rails classiques d'alimentation \rightarrow chute de qq 100ⁿ mV Régulation par domaines de puissance Pb : régulation dissipe elle-même de la puissance...



Distributed LDO regulators



<u>3.</u> Architecture de lecture numérique : <u>pertes de données</u> Vs profondeurs des mémoires FIFO

 = f(type de collisions, ex : pp MB, pp haute multiplicité, Pb-Pb, ... taux de collisions .s⁻¹, 50-500 kHz temps d'intégration, 2-10 μs

<u>4.</u> Réduction des <u>zones mortes</u> (acceptance pour la physique: \approx -9%)



v *1.3* (2023-05-19)

L.1 – **Risques** : 1.a design <u>CMOS</u> de la matrice de pixels

5. Ratio of active surface to periphery surface,

to pull out "O[MB.s⁻¹.cm⁻²]"

to ship (even low) current/voltages over sensor distance, not even talking about ladder length



L.2 – Risques : 1.b Tests et <u>qualification</u> des capteurs

Enjeu : validation des paramètres dans un espace à *n* dimensions

 \rightarrow complexité de la tâche

Campagnes de tests ALICE = systématiques + massives

- ex: 4 campagnes de 7-10 jours déjà prévues en 2023 pour le retour ER1 (>2023-06)
- \rightarrow très demandeurs en RH pour :
 - les semaines de faisceau +
 - les analyses subséquentes

→ Effort de collaboration ALICE, = proprement dimensionné et suffisant ? *i.e.* WP3 = en permanence sur le fil avec la cadence imposée par les ERx

• $[ER1 \rightarrow ER2]$ = réduction du type de chiplets à tester Vs capteurs de grandes tailles, dans un nombre limité de variantes

-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
			-		_			,		_	_				
		L	L		7	2	1		L	•	1)			
		L	-	,	J	,	1			,	4				
	-		-		-	-	-	-	-	-	-	-	-	-	-

L.3 – **Risques** : 2. intégration *mécatronique* des services



154 / 52

Felix Reidt, WP6 meeting, 26 Apr 2023

<mark>v 1.3 (2023-05-19)</mark> v 1.4 (2023-05-22)

L.4 – Risques : 3. Integration

- incurvation de capteurs MOSS-like fonctionnels = ?
- quel accès aux endcaps MOSS pour connectique électronique vers les DSB ?
- assemblage ("distant") des demi-cylindres top Vs bottom



v 1.3 (2023-05-19) v 1.4 (2023-05-22)

L.4 – Risques : 3. Integration

- incurvation de capteurs MOSS-like fonctionnels = ?
- quel accès aux endcaps MOSS pour connectique électronique vers les DSB ?
- assemblage ("distant") des demi-cylindres top Vs bottom

• +4° couche ITS3 à $r_{L3} \approx 6.0$ cm ? 360° d'azimut couverts avec <u>2x5 segments stitchés</u> (= L2 ITS3), mais <u>4</u>x5 segments

 → + : avantage fort pour la physique, l'acceptance, la performance des algorithmes de tracking, ... <u>NB</u> : r_{Lnext}(ITS2 L3) = 19 cm (*i.e.* loin...)
 ~ : budget de matière supplémentaire ? sans doute, ok...
 - : intégration plus complexe au global ...

(études en cours)

Grosa, WP1, ITS3 Plenary 2023-05 (Courtesy D. Chinellato)





156 / 52