

# Journées R&T IN2P3



Université  
de Strasbourg

Strasbourg  
6 - 8 novembre  
2023


IPHC,  
Campus de Cronenbourg

## GRAM

# Développement de capteurs GRAnulaires, Mincees et basses puissances pour la trajectométrie et le vertexing

- Scientific context and motivations
- Tasks
  - Task 1: Full size prototype MIMOSIS
  - Task 3: Generic R&D and CMOS 65 nm technology
  - Task 2: Tests & integrations
  - Task 4: spin off
- Summary

# Silicon detector figure of merit for HEP




- Ultimate performances look like the ideal tracking or vertexing detector. However
  - ✓ Very antagonist requirements (e.g. Data rate and Power, time vs spatial resolution, etc.)
- Need a **hierarchy** and/or **specialized** layers
  - ✓ Governed by physics requirements and experimental conditions
  - ✓ R&D needed to improve the parameter space
- CMOS Monolithic Active Pixels Sensors (MAPS)
  - ✓ Offers the best compromise in many applications

# CMOS-MAPS for charged particle detection


## Main features

- ✓ **Monolithic, p-type Si**
  - Signal created in low doped thin epitaxial layer  $\sim O(10) \mu\text{m}$
  - $\sim 80 \text{ e}^-/\mu\text{m} \Rightarrow$  total signal  $\sim O(1000 \text{ e}^-) \Rightarrow$  low noise electronic
- ✓ **Charge collection: diffusion of  $\text{e}^- \Rightarrow$  N-Well diodes**
  - Partial depletion  $\Rightarrow$  Charge sharing  $\Rightarrow$  resolution
  - Possible full depletion  $\Rightarrow$  Higher S/N & rad. tol.
- ✓ **Continuous charge collection**
  - No dead time




## Main advantages

- ✓ **Granularity**
  - Pixel pitch down to  $10 \times 10 \mu\text{m}^2 \Rightarrow$  spatial resolution down to  $\sim 1 \mu\text{m}$ )
- ✓ **Material budget**
  - Sensing part  $\sim 10\text{-}20 \mu\text{m} \Rightarrow$  whole sensor routinely thinned down to  $50 \mu\text{m}$
- ✓ **Signal processing integrated in the sensor**
  - Compacity, flexibility, data flux
- ✓ **Flexible running conditions**
  - From  $\leq 0^\circ\text{C}$  up to  $30\text{-}40^\circ\text{C}$  if necessary
  - Low power dissipation ( $\sim 150\text{-}250 \text{ mW}/\text{cm}^2$ )  $\Rightarrow$  material budget
  - Radiation tolerance:  $>\sim \text{MRad}$  and  $O(10^{13\text{-}14} \text{ n}_{\text{eq}}) \Rightarrow f(T, \text{pitch})$
- ✓ **Industrial mass production**
  - Advantages on **costs**, yields, fast evolution of the technology,
  - Possible frequent submissions
  - Smaller feature size, adapted epitaxial layers, doping profile to enhance depletion




## Main limitations

- ✓ **Industry addresses applications far from HEP experiments concerns**
  - Different optimizations on the parameters on the technologies
    - **R&D costs**
- ✓ **High expertise needed (from design to tests & characterizations)**
- ✓ **Long R&D needed for a given application**



# Pixel detector requirements

	past		present				future					
	MIMOSA28 STAR	ALPIDE ITS2	MIMOSIS CBM	OBELIX Belle II	MOSS ITS3 ALICE	ITK R&D ATLAS	Vertex ALICE3	vertex FCCee	Tracker ALICE3	tracker ee-type	Up. Tracker LHCb	Tracker hh-type
Power (mW/cm <sup>2</sup> )	170	35	70	200	20	200,0	20	20	10	10	100	100
Position res. (μm)	4	5	5	9	5	10,0	2,5	3	10	5-10	10	15
Mat. budget X/X <sub>0</sub> (%)	0,37	0,3	0,3	0,15	0,05	1,0	0,05	0,15	0,5	0,5	0,3	1
Hit rate (MHz/cm <sup>2</sup> )	0,1	1	70	120	10	120,0	35	50	0,005	10-100	200	200
Time resolution (ns)	200000	5000	5000	100	5000	25,0	100	500	100	1-500	1	0,1
Rad. tolerance (10 <sup>15</sup> n <sub>eq</sub> /cm <sup>2</sup> )	0,001	0,05	0,05	0,5	0,05	2,0	1	0,0011	0,01	0,001-1	3	9
Sensor size (cm <sup>2</sup> )	4,6	4,5	5,4	5,7	300,0	5,0	300,0	6,0	100,0	100,0	6,0	100,0



« high granularity vertex »  
(ALICE ITS-3, FCCee, ALICE3 vtx)

GRAM

« outer trackers »  
(Belle-II trk, ALICE-3 trk, FCCee trk)


DEPHY

« high flux & rad. tol. »  
(ATLAS, LHCb upgrades, FCChh)



# GRAM organization

- Recent changes
  - ✓ Open to emerging activities (APC, IP2I)
  - ✓ Not focus exclusively on VTX Higgs factories
- Task 1: Full size prototype MIMOSIS
- Task 2: Integration
  - ✓ Stitching & bent sensors
  - ✓ Tests, characterizations
- Task 3: R & D
  - ✓ 65nm R&D
  - ✓ DRD-3 project (telescope demonstrator)
  - ✓ Architectures
    - Asynchronous read-out
    - In pixel preamplification
    - In pixel ADC
    - Timing measurement
- Task 4: applications, spin off



# GRAM organization

## Recent changes

- ✓ Open to emerging activities (APC, IP2I)
- ✓ Not focus exclusively on VTX Higgs factories

## Task 1: Full size prototype MIMOSIS


## Task 2: Integration

- ✓ Stitching & bent sensors
- ✓ Tests, characterizations

## Task 3: R & D


- ✓ 65nm R&D
- ✓ DRD-3 project (telescope demonstrator)
- ✓ Architectures
  - Asynchronous read-out
  - In pixel preamplification
  - In pixel ADC
  - Timing measurement

## Task 4: applications, spin off



# CBM Micro Vertex Detector (MVD) / MIMOSIS requirements

## Requirements



CBM – Experiment @ FAIR

Physics parameter	Requirements
Spatial resolution	~ 5 μm
Time resolution	~ 5 μs
Material budget	0.05% X <sub>0</sub>
Power consumption	< 100 – 200 mW/cm <sup>2</sup>
Operation temperature	- 40 °C to 30 °C
Temp gradient on sensor	< 5K
Radiation tol* (non-ion)	~ 7 x 10 <sup>13</sup> n <sub>eq</sub> /cm <sup>2</sup>
Radiation tol* (ionizing)	~ 5 MRad
Data flow (peak hit rate)	@ 7 x 10 <sup>5</sup> / (mm <sup>2</sup> s) > 2 Gbit/s

} Similar to ALPIDE

} ~ x10 ALPIDE

} ~ x2 ALPIDE

- 4 double-sided thin planar detector stations
- 100 kHz Au+Au @ 11 AGeV and 10GHz p+Au @ 30 AGeV
- Non uniform hit density in time and space
- High radiation environment, operating in vacuum

## MIMOSIS chip

- ✓ Based on ALPIDE architecture
- ✓ Discriminator on 27x30μm<sup>2</sup> pixel
- ✓ Multiple data concentration steps
- ✓ Elastic output buffer
- ✓ 8 x 320 Mbps links (switchable)
- ✓ Triple redundant electronics




Parameter	Value
Technology	TowerJazz 180 nm
Epi layer	~ 25 μm
Epi layer resistivity	> 1kΩcm
Sensor thickness	60 μm
Pixel size	26.88 μm × 30.24 μm
Matrix size	1024 × 504 (516096 pix)
Matrix area	≈ 4.2 cm <sup>2</sup>
Matrix readout time	5 μs (event driven)
Power consumption	40-70 mW/cm <sup>2</sup>

**MIMOSIS = a milestone for Higgs factories (5 μm / ≤5 μs)**



# MIMOSIS roadmap

- 4 prototypes:
- MIMOSIS-0: = 2 regions
  - ✓ Tests (2018-2019)
    - Testability
- MIMOSIS-1: 1<sup>st</sup> full size prototype
  - ✓ Elastic buffer, SEE hardened
  - ✓ Fabricated in 2020
  - ✓ Intense test campaign in 2021-22
    - Lab and beam tests
    - Irradiations
    - Latchup tests
- MIMOSIS-2:
  - ✓ On-chip clustering
  - ✓ Triplication added
  - ✓ Back from foundry Q2 2023
  - ✓ Major issues ⇒ resubmission of MIMOSIS 2.1 Q4 2023
- MIMOSIS-3: final pre-production sensor
  - ✓ ≥2025





⇒ architecture adaptable to a fast sensor for a future e<sup>+</sup>e<sup>-</sup> collider vertex detector

⇒ Opportunity to study different designs/options

# Example: MIMOSIS (CBM-MVD) & Decision on options for sensing elements

## Process modification: Standard? P-stop? N-Gap?




25 or 50 μm epi?

$\sigma = 4 - 5 \mu\text{m}$   
 $> 3 \times 10^{13} n_{\text{eq}}/\text{cm}^2$

Spatial resolution  
 Rad. hardness


$\sigma = 5 - 7 \mu\text{m}$   
 $> 30 \times 10^{13} n_{\text{eq}}/\text{cm}^2$

Process options inherited from ALPIDE



25 μm  
 25 μm

AC? DC? pixel



- Better spatial res. at given rad. tolerance?
- Higher S/N => Robustness to external noise?
- Nuclear fragment ID by dE/dx?

- DC pixel – limited rad. hardness.
- AC Pixel – more biasing lines.

W. Snoeys et al., NIM-A Vol.871 (2017) 90–96.  
 Munker, Vertex 2018, Status of silicon detector R&D at CLIC

# Lessons learned up to now

## Mimosis-1

Lab tests for all different versions (pixels, process)

~10 beam test campaigns over 2 years (2021-22)



Single Event Effect studies (not covered here)

3 irradiations campaigns

Large FTE effort



# Putting all together: Irradiations - efficiency - resolution




- ✓ Det eff.  $\gg 99\%$  for  $10^{14} n_{eq}/cm^2$  (p-stop)
- ✓ Reasonable performances after  $3 \times 10^{14} n_{eq}/cm^2$ .
- ✓ Spatial resolution in the 5-6  $\mu m$  range for p-stop process
- ✓ Noise under control
- ✓ Fake rate  $< 10^{-6}$  for all pixel types tested.
- ✓ “AC pixels + p-stop process” offer a very good compromise efficiency – resolution – radiation hardness
  - ✓ Performances matches requirements

⇒ Working point demonstrated after irradiation ( $10^{14} n_{eq} + 5 \text{ Mrad}$ )


# GRAM organization

- Recent changes
  - ✓ Open to emerging activities (APC, IP2I)
  - ✓ Not focus exclusively on VTX Higgs factories
- Task 1: Full size prototype MIMOSIS
- Task 2: Integration**
  - ✓ **Stitching & bent sensors**
  - ✓ **Tests, characterizations**
- Task 3: R & D
  - ✓ 65nm R&D
  - ✓ DRD-3 project (telescope demonstrator)
  - ✓ Architectures
    - Asynchronous read-out
    - In pixel preamplification
    - In pixel ADC
    - Timing measurement
- Task 4: applications, spin off




# Material budget: starting from the layers

Classical single sided layers (e.g. ALICE ITS-2)



Double sided layers



PLUME


(Bristol, DESY, IPHC)

Double sided ladders with minimized material budget  
0.35%  $X_0$  reached  $\Rightarrow$   $\sim 0.3 X_0$  doable (with air flow cooling)




7.1x1.5 cm<sup>2</sup>  
Thickness (edge/center)  
430/90  $\mu$ m  
Planarity  $\sim 17 \mu$ m

Self supported silicon (Belle-2 upgrade)





Pseudo stitching + bent sensors (superALPIDE)

- 1 silicon piece cut from one ALPIDE wafer (9x2 dies,  $\sim 1/2$  of layer 0)






Stitching + bent sensors ALICE-ITS3

Layers 2+1



Inputs for engineering studies

# ALICE ITS3: Bent sensors & stitching (MOSS)



<https://indico.cern.ch/event/1071914/>

- ALICE-ITS3/CERN drives the R&D on

Stitching + bent sensors:


- ✓ Sensor part ~15% of total material budget
- ✓ Sensors thinned down to 50  $\mu\text{m}$
- ✓ Minimizing overlapping regions, minimizing minimal radius around the beam pipe

- Challenges and caveats (for  $e^+e^-$  colliders)

- ✓ Mechanics ? Bonding ? Air cooling only ?
- ✓ Design: Minimizing peripheral circuits (Fill factor ~90%)
- ✓ Bent sensor performances ? Yield ? Radiation hardness ?
- ⇒ design rules constraints the minimal pitch (~22  $\mu\text{m}$ )
- ✓ ITS-3 do not have disk (chip periphery adds Z position constraint)
- ✓ Approach validated in a limited radius range ( $R > 18\text{mm}$ )


Questions potentially addressed by GRAM with MIMOSIS

1st bending tests by C4PI microtechnics



# Tests & characterizations

- Nerf de la guerre
  - ✓ Demanding in resources (funds, FTE, time)
    - Large fraction of the FTEs in all activities (C4PI & physicists)
- Major challenges
  - ✓ Provide test benches / test beam DAQs
  - ✓ Stay time/cost effective, keep using what works
  - ✓ Share/support DAQs system with partners
  - ✓ Anticipate needs for the future (e.g. high bandwidth, Test beam setups, compatibility with collaborations, analog/digital outputs, small/large sensors, etc.)
- Strategy built with C4PI (July-October 2023)
  - ✓ Be compatible with the EUDAQ system (including software, TLU)
  - ✓ Make the proximity boards compatible with all DAQS
    - Develop interface boards
  - ✓ Develop new DAQ based on FPGAs cards + ADC/interface + home made carrier cards



*Example, CERN DAQ board system*



# GRAM organization

## Recent changes

- ✓ Open to emerging activities (APC, IP2I)
- ✓ Not focus exclusively on VTX Higgs factories

## Task 1: Full size prototype MIMOSIS


## Task 2: Integration

- ✓ Stitching & bent sensors
- ✓ Tests, characterizations

## Task 3: R & D





- ✓ **65nm R&D**
- ✓ DRD-3 project (telescope demonstrator)
- ✓ Architectures
  - Asynchronous read-out
  - In pixel preamplification
  - In pixel ADC
  - Timing measurement

## Task 4: applications, spin off



# An example of R&D: TPSCo 65 nm CMOS technology





- 65 nm feature size technology
  - ✓ Main driver: CERN EP R&D WP 1.2 & ALICE ITS-3 upgrades
    - Privileged relation between CERN with the foundry
- Added values
  - ✓ Larger wafers (⇒ 30 cm)
  - ✓ More functionalities inside the pixel
  - ✓ Keeps pixel dimensions small ⇒ spatial res.
  - ✓ Potentially faster read-out
  - ✓ Lower power consumption
  - ✓ Synergy with Higgs factories requirements
- First submission: MLR1 (2020)
  - ✓ Validated the technology for HEP
- 2<sup>nd</sup> Submission ER1 (2022-23)
  - ✓ Dedicated to ITS3 (MOSS/MOST; stitching)





- CE\_65v2 (MLR1 submission)
  - ✓ prototype designed @IPHC
  - ✓ Analog output, various designs (pitch, amplification)
- CE\_65v2 (ER1 submission)
  - ✓ 18/22  $\mu\text{m}$  pitch, hex design
  - ✓ 1<sup>st</sup> test beam in November 2023
- ✓ More results: [PSD13, Oxford, El Bitar](#)

# CE65\_v1

## CE\_65 prototypes



Variant	Process	Pitch	Matrix	Sub-matrix
CE65-A	std	15 $\mu\text{m}$	64 $\times$ 32	AC/21, DC/21, SF/22
CE65-B	mod_gap	15 $\mu\text{m}$	64 $\times$ 32	AC/21, DC/21, SF/22
CE65-C	mod	15 $\mu\text{m}$	64 $\times$ 32	AC/21, DC/21, SF/22
CE65-D	std	25 $\mu\text{m}$	48 $\times$ 32	AC/16, DC/16, SF/16




Total charge not affected by process/pixel

Charge sharing affected by process/pixel

# WG3.1: CMOS TPSCo-65 nm submissions and connexion with DRD3/DRD7

IPHC, CPPM, APC, IP2I

- CMOS TPSCo 65nm (ALICE ITS-3 + EP R&D WP1.2)
  - ✓ Main CMOS technology supported by CERN in the coming years
  - ✓ TJ 180nm probably less (or not) supported in the future
- 2 lines of submissions in CMOS TPSCo 65nm
  - ✓ Submissions dedicated to ALICE ITS-3 (ER2 & ER3) ⇒ stitching, bent sens
  - ✓ Submissions for generic R&D, supported by CERN EP R&D WP1.2 (« MLR2 and beyond)
- Generic R&D possible contributions




DRD project: Fine-pitch CMOS pixel sensors with precision timing for vertex detectors at future Lepton-Collider experiments

DRD technology area  
DRDT 3.1 - Achieve full integration of sensing and microelectronics in monolithic CMOS pixel sensors.

Proposing participants

Institute	Contact	Foreseen main areas of contribution
APC Paris	M. Bomben	Simulations, testing
CERN	D. Dannheim	Testing, DAQ, ASIC design support
DESY	S. Spannagel	ASIC design, testing, DAQ, simulations
IPHC Strasbourg	A. Besson	ASIC design, testing
Oxford University	D. Hynds	Testing, simulations
Zurich University	A. Macchiolo	Testing, DAQ, simulations

- ✓ One expression of interest submitted with M1/M5 main driver (future e+e-colliders vertex detectors)
  - Targets 3 μm spatial resolution, improved time resolution (5-500 ns), controlled Power (< 50 mW/cm<sup>2</sup>), data flow (10-100 MHz/cm<sup>2</sup>) and low material budget (50 μm thickness)
  - Demonstrator to equip new generation beam telescope
- ✓ Other projects in discussion (tracking, timing, calorimeters, link to MP DEPHY ?)
  - e.g. Fast timing (<100 ps); low power architecture, etc.



# GRAM organization

## Recent changes

- ✓ Open to emerging activities (APC, IP2I)
- ✓ Not focus exclusively on VTX Higgs factories

## Task 1: Full size prototype MIMOSIS

## Task 2: Integration

- ✓ Stitching & bent sensors
- ✓ Tests, characterizations


## Task 3: R & D

- ✓ 65nm R&D
- ✓ DRD-3 project (telescope demonstrator)

### ✓ Architectures

- Asynchronous read-out
- In pixel preamplification
- In pixel ADC
- Timing measurement

## Task 4: applications, spin off




# Other R&Ds

- Generic R&D to be put in balance with GRAM scientific goals
  - ✓ if fully generic  $\Rightarrow$  C4PI is the key player


- CMOS with Pre-amplification

- ✓ Carried by C4PI & ANR APICS 2023 (J. Baudot, CPPM/IPHC/ICUBE)
- ✓ Interest: amplification of primary charges in the sensitive layer  $\Rightarrow$  Spatial resolution, Fast time resolution & Power optimization




- Asynchronous read-out

- ✓ Carried by C4PI/ICUBE + PhD
- ✓ Interest: low power, fast read-out architecture & increased bandwidth
- ✓ Challenge: make it compatible with small pitches



- In pixel ADCs

- ✓ with APC
- ✓ Interest: optimize the spatial resolution vs pitch figure of merit




- Fast timing (ToF via TDC)

- ✓ with IP2I/APC
- ✓ Interest:  $\Rightarrow$  MAPS with 4D measurements

ANR 4D MAPS submitted in 2023 (IPHC/APC/IP2I, Bomben)

# GRAM organization

- Recent changes
  - ✓ Open to emerging activities (APC, IP2I)
  - ✓ Not focus exclusively on VTX Higgs factories
- Task 1: Full size prototype MIMOSIS
- Task 2: Integration
  - ✓ Stitching & bent sensors
  - ✓ Tests, characterizations
- Task 3: R & D
  - ✓ 65nm R&D
  - ✓ DRD-3 project (telescope demonstrator)
  - ✓ Architectures
    - Asynchronous read-out
    - In pixel preamplification
    - In pixel ADC
    - Timing measurement
- Task 4: applications, spin off




# Applications & spin off (few examples)

- Caveats

- ✓ Must be mainly funded by other sources
- ✓ FTE limitations
- ✓ Added value:
  - Full size chips applications, support for other IN2P3 projects


- ALP-ION R&T + C4PI

- ✓ Monolithic Imager
- ✓ Ion detection in laser plasma beam environment
- ✓ (EMP)





- MIMOSIS chips to be provided to FOOT experiment (IPHC, INFN)

- ✓ Hadrontherapy (nuclear fragmentation cross-section of medium-light ions)



- MIMOSIS test beam at CYRCE (IPHC)

- ✓ 25 MeV protons
- ✓ Localized irradiation, Intensity measurement, DAQ & high flux/bandwidth tests





# GRAM: Summary

- CMOS-MAPS technology:
  - ✓ After 20 years of R&D, the technology has reached a level of maturity which allows it to be widely used in HEP
  - ✓ The technology has not yet reached its full potential
- Scientific goals:
  - ✓ Exploit fully the potential of the technology, targeting future Higgs factory (FCCee) and any applications where granularity is a leading requirement
- Strategy definition:
  - ✓ Synergies: Mid-term projects are still the way to go
    - Carried by GRAM : MIMOSIS OR carried by other MPs: ALICE ITS-3, Belle-2 upgrade (Obelix)
    - Provides invaluable milestones, maintains/develops the know-how for full size chips
  - ✓ Leading technology: 65nm TPSCo R&D
    - Supported by CERN and DRDs
- Strategy implementation:
  - ✓ Local:
    - Crucial role of C4PI (e.g. R&D strategy coordination between GRAM & C4PI, manpower)
    - Strategy for Higgs factories/ALICE-ITS3/Belle II endorsed by IPHC scientific council (2023), HCERES.
  - ✓ National:
    - GRAM extended to emerging activities (IP2I, APC) and to other applications (e.g. outer trackers)
    - Contribute to projects carried by experiments (ALICE ITS-3, Belle-II) (e.g. technical coordinator of ITS-3 @ in2p3)
    - Continue to strengthen the community targeting FCCee (e.g. ANR submitted (Bomben, APC/ IP2I/IPHC)
    - Find the right balance between generic R&D and specific requirements & mid-term vs long term
  - ✓ International:
    - DRD3/DRD7 and program of submission in 65 nm technology
    - Exploit synergies and maintain the network of partners (CERN, DESY, KEK, Zurich, etc.)

backup


# The 2021 ECFA Detector R&D roadmap: Solid State detectors

## The 2021 ECFA Detector Research and Development Roadmap

Prepared by the Detector R&D Roadmap Process Group of the European Committee for Future Accelerators



Important similarities between FCCee requirements & Heavy ions experiments (ALICE ITS3, ALICE3, EIC, etc.)




Granularity, low power, low material budget

High rates, radiotolerance, fast timing


Calorimeters

Time of flight

# Detector R&D Roadmap: themes (DRDTs)



References: ECFA/RC/21/510  
CERN-ESU-017  
DOI: 10.17181/CERN.XDPL.W2EX




## DRDT 3.1 - Achieve full integration of sensing and microelectronics in monolithic CMOS pixel sensors.

Developments of Monolithic Active Pixel Sensors (MAPS) should achieve very high spatial resolution and **very low mass** aiming to also perform in **high fluence environments**. To achieve low mass in vertex and tracking detectors, thin and large area sensors will be crucial. For tracking and calorimetry applications MAPS arrays of **very large areas**, but **reduced granularity** are required for which cost and **power aspects** are critical R&D drivers. Passive CMOS designs are to be explored, as a complement to standard sensors

## DRDT 3.2 - Develop solid state sensors with 4D-capabilities for tracking and calorimetry.

**Understanding of the ultimate limit of precision timing in sensors**, with and without internal multiplication, requires extensive research together with the developments to increase radiation tolerance and achieve 100%-fill factors. New semiconductor and technology processes with faster signal development and low noise readout properties should also be investigated.



# Ball park performance targets MCMOS

Three main time scales/phases to define program up to: 2027-28, 2029-2035, >2035


Ball park generic performance targets\*  
mandatory/desireable

	Tracking VD/CT	Timing Layer + Calorimeter
Heavy Ion	ultralight low power tracker pitch 10 - 30 $\mu\text{m}$ @ 0(100) MHz/cm <sup>2</sup> , 0(1) $\mu\text{s}$	0(20) ps (TL)
Flavour collider	ultralight low power tracker pitch 10 - 30 $\mu\text{m}$ @ 0(100) MHz/cm <sup>2</sup> , 0(1) ns	0(20) ps in (TL)
Lepton collider	e-e : ultralight low power tracker pitch down to $\lesssim 10 \mu\text{m}$ , @ 0(100) MHz/cm <sup>2</sup> timing driven by power timing driven by power dissipation $\mu\text{-}\mu$ : 0(20) ps rates and irradiation tbc	0(10) ps in TL 0(< 50) ps in calorimeter driven by power power dissipation
pp collider	HL-LHC: 25-50 $\mu\text{m}$ @ 0(5) GHz/cm <sup>2</sup> $5 \times 10^{15}$ to $5 \times 10^{16}$ neq/cm <sup>2</sup> , 250 - 500 MRad timing 0(<50) ps timing 0(<50) ns	HL-LHC: pitch 0(<1) mm 0(20) ps in TL, NIEL $5 \times 10^{15}$
	FCC-hh: < 10 - 20 $\mu\text{m}$ @ 30 GHz/cm <sup>2</sup> 4D tracking 4D tracking 0(<10)ps up to 0(10 <sup>18</sup> ) to 0(10 <sup>18</sup> ) neq/cm <sup>2</sup> , up to 0(50) GRad	FCC-hh: 5D calorimeter 0(<10)ps up to 0(10 <sup>18</sup> ) neq/cm <sup>2</sup> , up to 0(50) GRad 0(50) GRad

\* ranges representative, ex. for VD and CT with more stringent constraints to be achieved in VD

# WG3.1: CMOS TPSCo-65 nm submissions and connexion with DRD3/DRD7

IPHC, CPPM, APC, IP2I



- CMOS TPSCo 65nm (ALICE ITS-3 + EP R&D WP1.2)
  - ✓ Offers attractive perspectives w.r.t. TJ180nm
    - Stitching (12 inches wafers)
    - Potentially smaller pitch, faster, less power consumption, etc.
  - ✓ Main CMOS technology supported by CERN in the coming years
  - ✓ IPHC & CPPM already in the consortium participating to the technology validation
  - ✓ TJ 180nm probably less (or not) supported in the future

- 2 lines of submissions in CMOS TPSCo 65nm
  - ✓ Submissions dedicated to ALICE ITS-3 (ER2 & ER3) ⇒ stitching, bent sensors
  - ✓ Submissions for generic R&D, supported by CERN EP R&D WP1.2 (« MLR2 » and beyond)

- Generic R&D possible contributions
  - ✓ One expression of interest submitted with M1/M5 main driver (future e+e- colliders vertex detectors)
    - Goal: gather groups to reach a critical size
    - Targets 3 μm spatial resolution, improved time resolution (5-500 ns), controlled Power (< 50 mW/cm<sup>2</sup>), data flow (10-100 MHz/cm<sup>2</sup>) and low material budget (50 μm thickness)
    - Demonstrator to equip new generation beam telescope
    - Proposing Institutes: CERN, DESY, IPHC, APC, etc.
    - Open to other participations
  - ✓ Other projects in discussion (tracking, timing, calorimeters, link to MP DEPHY ?)
    - e.g. Fast timing (<100 ps); low power architecture, etc.



DRD project: Fine-pitch CMOS pixel sensors with precision timing for vertex detectors at future Lepton-Collider experiments



DRD technology area  
DRDT 3.1 - Achieve full integration of sensing and microelectronics in monolithic CMOS pixel sensors.

Proposing participants


Institute	Contact	Foreseen main areas of contribution
APC Paris	M. Bomben	Simulations, testing
CERN	D. Dannheim	Testing, DAQ, ASIC design support
DESY	S. Spannagel	ASIC design, testing, DAQ, simulations
IPHC Strasbourg	A. Besson	ASIC design, testing
Oxford University	D. Hynds	Testing, simulations
Zurich University	A. Macchiolo	Testing, DAQ, simulations

# MIMOSIS


# The MVD @ CBM



CMOS Monolithic  
Active Pixel Sensor  
MIMOSIS




CBM Micro Vertex Detector  
(MVD)



CBM – Experiment @ FAIR




# Process modifications



Pic from: Munker, Vertex 2018, Status of silicon detector R&D at CLIC  
 Carlos, TREDI 2019, Results of the Malta CMOS pixel detector prototype for the ATLAS Pixel ITK

- standard process (3 available wafers)
- continuous n-layer (blanket) (3 wafers)
- additional p-implant (3 wafers)
- gap in n-layer (3 wafers)



Pic from: Munker, Vertex 2018, Status of silicon detector R&D at CLIC  
 Carlos, TREDI 2019, Results of the Malta CMOS pixel detector prototype for the ATLAS Pixel ITK

# Synergies


ECFA recognizes the need for the experimental and theoretical communities involved in physics studies, experiment designs and detector technologies at future Higgs factories to gather. **ECFA supports a series of workshops** with the aim to **share challenges and expertise, to explore synergies in their efforts** and to respond coherently to this priority in the European Strategy for Particle Physics (ESPP).

*Goal: bring the entire  $e^+e^-$  Higgs factory effort together, foster cooperation across various projects; collaborative research programmes are to emerge*




● Must happen or main physics goals cannot be met 
 ● Important to meet several physics goals 
 ● Desirable to enhance physics reach 
 ● R&D needs being met

# MVD Physics goals




- CBM @ FAIR (GSI)
  - ✓ Fixed target experiment to study the QCD phase diagram in the high baryon density region
- Micro-Vertex Detector (MVD)
  - ✓ High precision reconstruction of secondary vertices
    - e.g. charm mesons  $\sim 100 \mu\text{m}$  flying distance
  - ✓ High rate, high irradiation, non homogenous in time and space



Space inhomogeneity

## Time fluctuations





Measured at today's SIS18

# Mimosis-1 Verification tools example

- Large and complex designs need
  - ✓ A hierarchy in the work flow to keep submission on schedule
  - ✓ Verification tools that can be run in a reasonable time
  - ✓ Knowledge of these tools is crucial
- Example Power-grid problem observed in MIMOSIS-1
  - ✓ Threshold shifts
  - ✓ Problem fixed quickly


F. Morel DRD7 kick-off meeting



IR drop on AVDD (simulations)  
0-45 mV scale

MIMOSIS-1  
Mean = 26 mV



MIMOSIS-2  
Mean = 3 mV




# MIMOSIS-2 first tests

- 9 chips diced and tested (from different wafers/process)

PCB	Process	IA
13	W3 Ngap 25µm	OK
51	W1 Std 25µm	OK
52	W1 Std 25µm	OK
53	W1 Std 25µm	500 mA
54	W1 Std 25µm	OK
55	W1 Std 25µm	OK
56	W1 Std 25µm	OK
57	W6 Pstop 25µm	500 mA
58	W11 Pstop 50µm	OK




- MIMOSIS-2 does not work properly
  - ✓ **Unexpected issues on the design** (e.g. frequency limitation for some standard cells, reset)
  - ✓ Ongoing discussions with the foundry (NDA)
- Status:
  - ✓ The CBM-MVD collaboration worked hard the last 4 months to identify the sources of the problems.
  - ✓ **The sources of all the identified problems has been understood.**
    - the critical issues can probably be corrected by resubmitting with only 2 modified metal masks
  - ✓ **The current version of MIMOSIS-2 will not allow to fully characterize its performances but it validates the additional features with respect to MIMOSIS-1** (on-chip clustering, triplication).



# MIMOSIS-2: Action plans

- Focused Ion Beam correction on few chips (FIB)
  - ✓ The Focused Ion Beam process is a circuitry modification protocol that will allow to modify 2 x 2 columns.
  - ✓ It confirmed the problems identification
  - ✓ It validated the clustering and the triplication.
- Lessons learned
  - ✓ Unexpected issues which could have occurred in MIMOSIS-1
  - ✓ Analog simulation tools for the digital part provided valuable input
    - **verification process improvement**
  - ✓ **MIMOSIS-2 played its role (validation of the final design, verification process optimization)**
- A possible compromise is to resubmit a fabrication with less options :
  - ✓ MIMOSIS 2.1 ?
  - ✓ Less different splits/process, less wafers, perhaps only AC matrix) to optimize costs vs delay vs tests.
  - ✓ Submitting a version closer to the final sensor design (e.g. only one pixel type on the whole matrix) might offer some added value to be estimated.
- Plans
  - ✓ Validate all corrections (in particular thanks to chips corrected with FIBs)
  - ✓ Final decision about to be taken in the coming month



# Particle ID & Timing

# Power vs fast timing vs pixel size




## Brief considerations about electronics: power

Nicolò Cartiglia, INFN, Torino, VCI2022, 25/02/22

Name	Sensor	node	Pixel size	Temporal precision [ps]	Power [W/cm <sup>2</sup> ]
ETROC	LGAD	65	1.3 x 1.3 mm <sup>2</sup>	~ 40	0.3
ALTIROC	LGAD	130	1.3 x 1.3 mm <sup>2</sup>	~ 40	0.4
TDCpic	PIN	130	300 x 300 μm <sup>2</sup>	~ 120	0.45 (matrix) + 2 (periphery)
TIMEPIX4	PIN, 3D	65	55 x 55 μm <sup>2</sup>	~ 200	0.8
TimeSpot1	3D	28	55 x 55 μm <sup>2</sup>	~ 30 ps	5-10
FASTPIX	monolithic	180	20 x 20 μm <sup>2</sup>	~ 130	40
miniCACTUS	monolithic	150	0.5 x 1 mm <sup>2</sup>	~ 90	0.15 – 0.3
MonPicoAD	monolithic	130 SiGe	25 x 25 μm <sup>2</sup>	~ 36	40
Monolith	LGAD monolithic	130 SiGe	25 x 25 μm <sup>2</sup>	~ 25	40

40




Nicolò Cartiglia, INFN, Torino, VCI2022, 25/02/22

Price to pay: additional cooling system (additional material)



# Timing & 4-D tracking



- Time resolution  $\Delta t$ 
  - ✓ Bunch separation (3 μs / 1 μs / 20 ns @ FCCee)
  - ✓ Background rejection ? (1-10 ns range)
  - ✓ Particle ID (10-100 ps)
- Usual drawbacks to go faster
  - ✓ Power consumption
  - ✓ Active Cooling & geometrical acceptance due to services
  - ✓ In pixel circuitry  $\Rightarrow$  larger pixels (or multipixels)
  - ✓ Fill factor, dead time
  - ✓ PID Restricted to low momentum particles ( $\sim < \text{few GeV}/c$ )
- Still
  - ✓ Forward region not covered by a central gaseous detector (TPC)
  - ✓ Added value for intermediate radii (e.g. LLPs ?)
- Specialized layers
  - ✓ Doesn't compromise the other requirements (material budget and granularity)
    - Probably not in the most inner layers

# Particle ID and time resolution DRD4 & 1/3

<b>TF#1</b> Gaseous Detectors Anna Colaleo Leszek Ropelowski	<b>TF#2</b> Liquid Detectors Rosanne Guenette Jocelyn Monroe	<b>TF#3</b> Solid State Detectors Nicolo' Cartiglia Giulio Pellegrini	<b>TF#4</b> Photon Detectors & PID Neville Harnwell Peter Krizan	<b>TF#5</b> Quantum & Emerging Technologies Marcel Demarteau Michael Doser	<b>TF#6</b> Calorimetry Roberto Ferrari Roman Poeschl
---	---	--	---	---	--

More details here:

<https://indico.cern.ch/event/1202105/contributions/5402790/attachments/2662086/4612032/FCC-DRD4.pdf>


## • Goal:

- ✓  $K/\pi$ ,  $\pi/e^-$  separation, etc.  $\Rightarrow$  Interest to push beyond 10 ps resolution
- ✓ Even more important for the physics program @ Z peak

Fast timing (<100 ps)  
Solid state (pixelated) detector (DRD3)


$dE/dx + dN/dx$   
Mainly gaseous detector, e.g. TPC, RICH (DRD1)

Time difference (ps)




Time of Flight

Separation Power (significance)



$dE/dx - dN/dx$


Separation Power




Combined measurement

Momentum (GeV/c)

# Material budget




Classical single sided layers (e.g. ALICE ITS-2)



## Material budget: starting from the layers

Double sided layers




PLUME

(Bristol, DESY, IPHC)

Double sided ladders with minimized material budget  
 0.35%  $X_0$  reached  $\Rightarrow$   $\sim 0.3 X_0$  doable (with air flow cooling)


Pseudo stitching + bent sensors (superALPIDE)

- 1 silicon piece cut from one ALPIDE wafer (9x2 dies,  $\sim 1/2$  of layer 0)




7.1x1.5 cm<sup>2</sup>  
 Thickness (edge/center)  
 430/90  $\mu$ m  
 Planarity  $\sim 17 \mu$ m


Self supported silicon (Belle-2 upgrade)



Layers 2+1





Stitching + bent sensors ALICE-ITS3




Inputs for engineering studies

# ALICE ITS3: Bent sensors & stitching




<https://indico.cern.ch/event/1071914/>

- ALICE-ITS3/CERN drives the R&D on  
Stitching + bent sensors:
  - ✓ Sensor part ~15% of total material budget
  - ✓ Sensors thinned down to 50  $\mu\text{m}$
  - ✓ Minimizing overlapping regions, minimizing minimal radius around the beam pipe
- Challenges and caveats (for  $e^+e^-$  colliders)
  - ✓ Mechanics ? Bonding ? Air cooling only ?
  - ✓ Design: Minimizing peripheral circuits (Fill factor ~90%)
  - ✓ Bent sensor performances ? Yield
  - ⇒ design rules constraints the minimal pitch (~22  $\mu\text{m}$ )
  - ✓ ITS-3 do not have disk (chip periphery adds Z position constraint)
  - ✓ Approach validated in a limited radius range ( $R > 18\text{mm}$ )






# ALICE ITS3 tests

ERG DUOCEL\_AR  
0.06 kg/dm<sup>3</sup>  
0.033 W/m·K



Layers 2+1



Carbon fiber foam spacer

Integration and cooling studies







Fig. 10: Inefficiency as a function of threshold for different rows and incident angles with partially logarithmic scale ( $10^{-1}$  to  $10^{-5}$ ) to show fully efficient rows. Each data point corresponds to at least 8k tracks.

- 1 silicon piece cut from one ALPIDE wafer (9x2 dies, ~1/2 of layer 0)




Bent sensors in test beam

Inteconnexion tests (superALPIDE)



On going experiments pave the road for Higgs factory detectors  
(many other examples)

# C4PI: What have we already done ?



60x140mm

80x280mm  
Ep. : 50um



Kapton-dummy-SuperAlpide bending  
Procedure done several times


Mezza-Luna bending  
Procedure done twice without damages

# Challenge 1: the spatial resolution




# Spatial resolution in Higgs factories

- Typical targets:
  - ✓  $\sigma_{sp} \sim 3 \mu\text{m}$  for the vertex layers
  - ✓  $\sigma_{sp} \sim 5\text{-}10 \mu\text{m}$  for the outer tracker layers
- Resolution in each layer depends on
  - ✓ Pitch
    - In conflict with the functionalities inside the pixel
    - Favored by small feature size technology
  - ✓ Charge deposition
    - Sensitive layer thickness
  - ✓ Charge sharing (SNR vs resolution)
    - Depletion:
    - Staggered pixels
  - ✓ Charge encoding
    - Binary output / ADC / Tot / etc.




$$\sigma_{d0}^2 = a^2 + \left( \frac{b}{p \cdot \sin^{3/2}\theta} \right)^2$$



$$\Delta d_0|_{res.} \approx \frac{3\sigma_{r\phi}}{\sqrt{N+5}} \sqrt{1 + \frac{8r_0}{L_0} + \frac{28r_0^2}{L_0^2} + \frac{40r_0^3}{L_0^3} + \frac{20r_0^4}{L_0^4}}$$


$$\Delta d_0|_{m.s.} \approx \frac{0.0136 \text{ GeV}/c}{\beta p_T} r_0 \sqrt{\frac{d}{X_0 \sin \theta} \sqrt{1 + \frac{1}{2} \left( \frac{r_0}{L_0} \right) + \frac{N}{4} \left( \frac{r_0}{L_0} \right)^2}}$$

CMOS pixel resolution vs pitch



⇒  $\sigma_{sp} \sim 3 \mu\text{m}$  ⇔ pitch  $\sim 15\text{-}20 \mu\text{m}$   
 (assuming binary output,  $\sim 20 \mu\text{m}$  epi.thickness & large depletion in 180nm tech.)

# Elongated clusters: low pT tagging




⇒ Sensitive thickness/pitch ratio  $> \sim 2$

# Detector optimization and simulations

# Optimization of the detector

- Example: Shall we target 18 or 22  $\mu\text{m}$  pitch ?
- Caveat: One can not decouple detector optimization and algorithm optimization






# Example of detector optimization: CLD vertex/tracker

Jeremy Andrea, Auguste Besson, Ziad El Bitar, [Gaelle Sadowski \(PhD\)](#) (IPHC, CNRS, Strasbourg)

- Master the full simulation chain (key4hep) for detector optimisation

- ✓ Goal: Optimisation of the Design
  - Complete physics studies (Long lived particle: HNL, etc.)
  - Object performances: Tracking, vertexing, Flavour tagging
- ✓ Test new ideas
- ✓ Guidelines for future R&D



Full simulation chain validated



# Power, Architecture & designs

# Power challenges

Power Analog ( <i>mW/chip</i> )	49.22
Power Bias ( <i>mW/chip</i> )	4.5
Power PriorityEncoder ( <i>mW/chip</i> )	4.219
Power DigitalPeriphery ( <i>mW/chip</i> )	64.27
Power PLL ( <i>mW/chip</i> )	18.5
Power Serializer With Data ( <i>mW/chip</i> )	86.06
Power Serializer With No Data ( <i>mW/chip</i> )	0
Power LVDS ( <i>mW/chip</i> )	56.4

MIMOSIS like architecture, 180 nm


- Power is in conflict with all other parameters
- Baseline:
  - ✓ Air flow cooling only to minimize material budget
  - ✓ Up to  $\sim 20$  mW/cm<sup>2</sup>
    - what is the limit ?  $\sim 50$  mW/cm<sup>2</sup> or even more ?
- Driving parameters:
  - ✓ # channels, Time resolution / data flux
  - ✓ Surface (VXD  $\sim 3500$  cm<sup>2</sup> ; tracker  $O(10)$  m<sup>2</sup>)
  - ✓ Power Pulsing (ILC/CLIC)  $\Rightarrow$  Constraints more relaxed w.r.t. FCCee
- The « Power paradox »
  - ✓ Small radius  $\Rightarrow$  Higher hit density and Power/cm<sup>2</sup> but small fraction of total power
  - ✓ Higher radius  $\Rightarrow$  less hit density but higher total power/layer
- Power sharing
  - ✓ Analog part:  $O(25-50\%)$   $\Rightarrow$  density of pixels, charge collection speed
  - ✓ Digital part:  $O(25-50\%)$   $\Rightarrow$  data flux, freq.
  - ✓ Output  $\rightarrow$  DAQ: maximum flux. (25%)
- Architecture optimization is important
  - ✓ Priority encoder (limited by flux)
  - ✓ Asynchronous might be adapted (tot, etc.)
  - ✓ Etc.
- Technology feature size
  - ✓ e.g. 180nm to 65 nm:  $\sim 50\%$  Power reduction
- Air extraction:
  - ✓ In conflict with disks and forward acceptance
    - ( $\neq$ ALICE ITS2/3, Belle-2, STAR-HFT)



# Higgs factories










# Future e<sup>+</sup>e<sup>-</sup> collider: global and local context





# Tracking/vertexing detectors in future e<sup>+</sup>e<sup>-</sup> colliders

Collider	ILC		CLIC	FCCee			CEPC	
Bunch separation (ns)	330/550		0.5	20/990/3000			25/680	
Power Pulsing	yes		yes	no			no	
beamstrahlung	high		high	low			low	
Detector concept	SiD	ILD	CLICdet	CLD	IDEA	Lar	Baseline	IDEA
B Field (T)	5	3.5	4	2	2	2	3	2
Vertex	Si-Pixel	Si-Pixel	Si-Pixel	Si-Pixel	Si-Pixel	Si-Pixel	Si-Pixel	Si-Pixel
Vertex Rmin (mm)	16	16	31	12	12	12	16	16
Tracker	Si-strips	TPC	Si-Pixel	Si-Pixel (+RICH ?)	DC/Si-strips	DC/Si-strips or Si-Pixels	TPC or Strips	DC/Si-strips
Tracker Rmax (m)	1.25	1.8	1.5	2.2	2.0	2.0	1.8	2.1
Disks layers	4 + 4	2 + 5	6 + 7	3 + 7	3 (150 mrad)		2+6	



(From D. Dannheim)

Large similarities between the concepts  
but also significant differences




# Vertex detector requirements (ILC/FCCee)

Physics  $O(\text{Hz}/\text{cm}^2)$   
 Beam background  $O(10\text{-}50 \text{ MHz}/\text{cm}^2)$

- Physics
- ⇒ Flavour tagging
  - ⇒ Low  $p_T$  tracks
  - ⇒ Vertex/Jet charge determination
  - ⇒ Track seeding
- 

CLD and IDEA Vertex Detectors designs (superimposed)



- Vertex reconstruction
- ⇒ granularity
  - ⇒ Pitch  $\sim 17\text{-}20 \mu\text{m}$
  - ⇒  $(\sigma_{sp} \sim 3\text{-}4 \mu\text{m})$

- Material Budget
- ⇒  $\sim 0.15\%$   $X_0$  / layer
  - ⇒  $< 1\%$   $X_0$  for the whole VTX
  - +  $\sim 0.3\%$   $X_0$  for the beam pipe
  - +  $0.15\%$   $X_0$  for  $5 \mu\text{m}$  Gold coating

Low material detectors & supports structures

$$\sigma_{d0} = a \oplus \frac{b}{p \sin^{3/2} \theta}$$

$a \simeq 5 \mu\text{m}$   $b \sim 10 \mu\text{m} \cdot \text{GeV}$

Beam background

Radiation hardness  
 $O(100\text{kRad}/\text{yr})$  &  $O(10^{11})n_{eq}/\text{yr}$

Rad.Tol. devices

Time resolution  
 $O(100\text{ns}\text{-}1 \mu\text{s})$

$O(10\text{ns})@CLIC$

Power consumption  
 $\sim < 50\text{mW}/\text{cm}^2$

Fast read-out & low Power Architectures ( $\sim 20\text{-}50 \text{ mW}/\text{cm}^2$ )

Cooling  
 Stiffness / Alignment

No Power pulsing @FCCee


- Design: 5 single layers or 3 double layers ? Inner and outer radius ? Etc.
- R&D: ⇒ Keep excellent spatial resolution, low material budget, moderate Power consumption and push towards better time resolution (BX)

# Tracker requirements


## Expected performances

$$\frac{\sigma_{p_T}}{p_T^2} \sim 2 \times 10^{-5} \text{ GeV}^{-1}$$

Level arm !



F. Bedeschi



- Physics
- ⇒ Momentum resolution
  - ⇒ Tracking efficiency
  - ⇒ Track separation, low fake tracks
  - ⇒ Etc.

- Material budget vs intrinsic resolution
  - ✓ Typically  $\sigma_{sp} \sim 5\text{-}10 \mu\text{m}/\text{layer}$  ; material  $\sim 1\text{-}2\% X_0/\text{layer}$  ; Power  $\sim < 100 \text{ mW}/\text{cm}^2$
  - ✓ Low momentum vs high momentum
- 2 main options:
  - ✓ All silicon (CLD, CLICdet, SiD)
    - Few high resolution layers
    - Possibly timing capabilities
  - ✓ Silicon + Gaseous detector
    - TPC (ILD) / Drift Chamber (IDEA)
    - dEdx/dNdx capabilities,
    - More hits, overall less materials
    - TPC: Ion back flow issue for circular colliders
- PID Strategy to be included (RICH, timing, dEdx, etc.)

Drasal, Riegler, <https://doi.org/10.1016/j.nima.2018.08.078>




$$d_{tot}/X_0 = (N + 1)d/X_0. \quad d = \text{layer thickness, } N = \# \text{ layers}$$

$$\left. \frac{\Delta p_T}{p_T} \right|_{m.s.} \approx \frac{0.0136 \text{ GeV}/c}{0.3\beta B_0 L_0} \sqrt{\frac{d_{tot}}{X_0 \sin\theta}} \quad \left. \frac{\Delta p_T}{p_T} \right|_{res.} \approx \frac{12 \sigma_{r\phi} p_T}{0.3 B_0 L_0^2} \sqrt{\frac{5}{N+5}}$$

m.s. term dominates for  $p_T \sim < 100 \text{ GeV}/c$

# Vertex/tracking detector comments

- Particle ID has to be included in the tracker concept
  - ✓ dEdx and/or dNdx and/or fast timing
- Inner and outer radius are key factors
- Forward acceptance (e.g. asymmetry measurements)
  - ✓ Limited by MDI constraints, beam pipe, luminosity measurements, etc.
    - 30 mrad acceptance (FCCee)
- B-field
  - ✓ Limited to 2 T in circular machine (@ Z-pole)
- Beam time structure
  - ✓ Power pulsing only for linears
- Beam related Background
  - ✓ Beamstrahlung (incoherent  $e^+e^-$  pairs)
    - Occupancy driver for linears
    - Less severe for circular ( $\Rightarrow R_{min}$  reduction  $\sim 10\text{mm}$ )
  - ✓ Synchrotron radiation (mainly circulars)
    - Possible shielding (increase beampipe material budget)
- VTX Geometry
  - ✓ Probably 5-6 layers VTX ( $R < 60\text{ mm}$ )
    - Robustness (standalone tracking)
    - low momentum tracking
    - Track seeding @ different radii
    - e.g. FIPs, highly ionizing particles, LLPs, etc.
  - ✓ « long barrel » (sticking the first measurement point to the beam pipe)



**VTX/Tracking detector is highly connected to the MDI and the whole detector concept**


# Future e<sup>+</sup>e<sup>-</sup> colliders (« Higgs factories »)

Snowmass summary (summer 2022): <https://snowmass21.org/energy/start>

Indicative scenarios of future colliders [considered by ESG]




Original from ESG by UB  
Updated July 25, 2022 by MN



- Next Milestone: European Strategy Update for particle physics (~2026-27)
- Coming decade: Detector R&D programs through DRDs
- Other proposals considered (e.g. new concepts, ILC hosted outside Japan, etc.)

## Proposals emerging from this Snowmass for a US based collider



# e<sup>+</sup>e<sup>-</sup> collider beam parameters

## Linear


Parameter	ILC		CLIC		
	250 GeV	500 GeV	380 GeV	1.5 TeV	3 TeV
Luminosity L (10 <sup>34</sup> cm <sup>-2</sup> sec <sup>-1</sup> )	1.35	1.8	1.5	3.7	5.9
L > 99% of √s (10 <sup>34</sup> cm <sup>-2</sup> sec <sup>-1</sup> )	1.0	1.0	0.9	1.4	2.0
Repetition frequency (Hz)	5	5	50	50	50
Bunch separation (ns)	554	554	0.5	0.5	0.5
Number of bunches per train	1312	1312	352	312	312
Beam size at IP σ <sub>x</sub> /σ <sub>y</sub> (nm)	515/7.7	474/5.9	150/2.9	~60/1.5	~40/1
Beam size at IP σ <sub>z</sub> (μm)	300	300	70	44	44

ILC: Crossing angle 14 mrad, e<sup>-</sup> polarization ±80%, e<sup>+</sup> polarization ±30%  
 CLIC: Crossing angle 20 mrad, e<sup>-</sup> polarization ±80%

Very small beams + high energy  
 => beamstrahlung

Very small bunch separation at CLIC drives timing requirements for detector

Very low duty cycle at ILC/CLIC allows for:  
**Triggerless readout**  
**Power pulsing**



## Circular

	FCC-ee			CEPC	
	Z	Higgs	ttbar	Z (2T)	Higgs
√s [GeV]	91.2	240	365	91.2	240
Luminosity / IP (10 <sup>34</sup> cm <sup>-2</sup> s <sup>-1</sup> )	230	8.5	1.7	32	1.5
no. of bunches / beam	16640	393	48	12000	242
Bunch separation (ns)	20	994	3000	25	680
Beam size at IP σ <sub>x</sub> /σ <sub>y</sub> (μm/nm)	6.4/28	14/36	38/68	6.0/40	20.9/60
Bunch length (SR/BS) (mm)	3.5/12.1	3.3/5.3	2.0/2.5	8.5	4.4
Beam size at IP σ <sub>z</sub> (mm)					


Beam transverse polarisation  
 => beam energy can be measured to very high accuracy (~50 keV)

**At Z-peak, very high luminosities and very high e<sup>+</sup>e<sup>-</sup> cross section (40 nb)**  
 => Statistical accuracies at 10<sup>-4</sup>-10<sup>-5</sup> level => drives detector performance requirements  
 => Small systematic errors required to match  
 => This also drives requirement on data rates (physics rates 100 kHz)  
 => Triggerless readout likely still possible

**Beam-induced background, from beamstrahlung + synchrotron radiation**

- Most significant at 365 GeV
- Mitigated through MDI design and detector design

(slide from Mogens Dam/Lucie Linssen)



# FCCee Collider parameters

Updated luminosity parameters (2023):

Working point	Z, years 1-2	Z, later	WW, years 1-2	WW, later	ZH	t $\bar{t}$	
$\sqrt{s}$ (GeV)	88, 91, 94		157, 163		240	340–350	365
Lumi/IP ( $10^{34} \text{ cm}^{-2} \text{ s}^{-1}$ )	70	140	10	20	5.0	0.75	1.20
Lumi/year ( $\text{ab}^{-1}$ )	34	68	4.8	9.6	2.4	0.36	0.58
Run time (year)	2	2	2	0	3	1	4
Number of events	$6 \cdot 10^{12}$ Z		$2.4 \cdot 10^8$ WW		$1.45 \cdot 10^6$ HZ + 45k WW $\rightarrow$ H	$1.9 \cdot 10^6$ t $\bar{t}$ +330k HZ +80k WW $\rightarrow$ H	

**Table 1** The baseline FCC-ee operation model with four interaction points, showing the centre-of-mass energies, instantaneous luminosities for each IP, integrated luminosity per year summed over 4 IPs corresponding to 185 days of physics per year and 75% efficiency, in the order Z, WW, ZH, t $\bar{t}$ . The luminosity is assumed to be half the design value for machine commissioning and optimisation during the first two years at the Z pole, the first two years at the WW threshold, and the first year at the t $\bar{t}$  threshold. (Should the order of the sequence be modified to either Z, ZH, WW, t $\bar{t}$  or ZH, WW, Z, t $\bar{t}$ , the ZH stage would start with two years at half the design luminosity followed by two years at design luminosity, while the WW stage would run afterwards for only one year but at design luminosity.) The luminosity at the Z pole (the WW threshold) is distributed as follows:  $40 \text{ ab}^{-1}$  at 88 GeV,  $125 \text{ ab}^{-1}$  at 91.2 GeV, and  $40 \text{ ab}^{-1}$  at 94 GeV ( $5 \text{ ab}^{-1}$  at 157.5 GeV, and  $5 \text{ ab}^{-1}$  at 162.5 GeV). The number of WW events include all  $\sqrt{s}$  values from 157.5 GeV up.

2021

parameter	Z	WW	H (ZH)	ttbar
beam energy [GeV]	45	80	120	182.5
beam current [mA]	1390	147	29	5.4
no. bunches/beam	16640	2000	393	48
bunch intensity [ $10^{11}$ ]	1.7	1.5	1.5	2.3
SR energy loss / turn [GeV]	0.036	0.34	1.72	9.21
total RF voltage [GV]	0.1	0.44	2.0	10.9
long. damping time [turns]	1281	235	70	20
horizontal beta* [m]	0.15	0.2	0.3	1
vertical beta* [mm]	0.8	1	1	1.6
horiz. geometric emittance [nm]	0.27	0.28	0.63	1.46
vert. geom. emittance [pm]	1.0	1.7	1.3	2.9
bunch length with SR / BS [mm]	3.5 / 12.1	3.0 / 6.0	3.3 / 5.3	2.0 / 2.5
luminosity per IP [ $10^{34} \text{ cm}^{-2} \text{ s}^{-1}$ ]	230	28	8.5	1.55
beam lifetime rad Bhabha / BS [min]	68 / >200	49 / >1000	38 / 18	40 / 18