

HKROC: an integrated front-end ASIC to readout photomultiplier tubes for large neutrino experiments


International Conference on the Physics of the Two Infinities
March 27-30 2023 - KYOTO



Frederic DULUCQ – fdulucq@in2p3.fr
Ecole Polytechnique – CNRS



- National Micro-electronics design center to address readout electronics needs for instrumentation in Particle and Astroparticle Physics
- 12 CNRS staff engineers, highly specialized in low noise, rad-hard, high speed mixed-signal readout ASICs
- Location at Ecole Polytechnique provides strong links with teaching and industrial partners in Advanced Technologies
- OMEGA major realizations in a nutshell
 - First readout chip for PM multi-anodes (OPERA_ROC 2003)
 - First readout chip for SiPM (FLC_SiPM 2005)
 - First readout chip with digitization for imaging calorimetry (SKIROC2 2010, HGCROC2 2019)
 - First readout chip with digitization of LGAD diodes for picosecond timing measurements (ALTIROC1 2018)



ASICs produced and installed on detectors since 2006





Figure 8.12: Seven 17" silicon anode modules, equipped with SKIROC CMS ASIC, mounted on a copper support/cooling plate during the 2022 forward campaigns.

HGCROC for the endcap calorimeter – Phase II

6M of Silicon channels
(+ 240k of SiPM)

Radhard (200 Mrad)
Low Power (15 mW per chn)
Precise timing (25 ps)

Total of 150k ASICs needed
Pre-prod this year
Project started in **2017**



HKROC was developed in
6 months

Same ASIC structure (floorplan)
Same ADC and TDC
Same readout

New preamplifier
New digital processing

HEP trend => imaging calorimetry



- High number of channels
- Charge and precise timing (<50 ps)
- Low power + System-On-Chip

Based on HGCROC, HKROC-based electronics will provide a versatile, low-power and fully integrated solution for large neutrino experiments

HKROC main features

❑ HKROC is 36 channels: 12 PMTs with High, Medium and Low gain

❑ Or 36 PMTs with one gain



❑ ASIC in TSMC 130 nm node

❑ Low power: 10 mW per channel

❑ Large charge measurement with 3 gains (up to 2500 pC)


❑ Integrated timing measurements (25 ps binning)

❑ Readout with high speed links (1,28 Gb/s)

❑ **HKROC is a waveform digitizer with auto-trigger**


- HKROC is waveform digitizer working @ 40 MHz

- Number of charge sampling points from 1 to 7
- Fast channel for precise timing (25 ps binning)
- Charge reconstruction algorithm in FPGA
 - 5% resources of a modern XILINX FPGA



- When using 3 gains / PMT (high, medium, low)

- Hit rate capability up to 400 kHz / PMT
- Increased up to 1 MHz by focusing on high gain
 - Dynamic selectable by the user
- Average values only limited by readout speed



HKROC can accept consecutive events (separated by ~30 ns)

Internal HKROC memory writing is without dead time

Readout speed is only limited by serial link bandwidth (average values above)

HKROC0
2021/12

HKROC0-BGA
(x80) - 2022/06

HKROC1b-BGA
(x80) - 2022/12

HKROC production
(x4000) - 2023/04

HKROC-based
acquisition
system paper
2023/09


Mezzanine
daughter board

Acquisition
board

Acquisition board
with reconstruction

2023/06

2021



Naked HKROC
on mezzanine

2022





Packaged HKROC with
acquisition board



Packaged HKROC with charge
reconstruction FPGA

Main experimental results with HKROC0 – Charge and Time

- Measurement with the full chain (analog + digital and reconstruction)
 - Signal auto-triggered with threshold






Charge resolution :
< 0.1 p.e (200 fC) at ≤ 10 p.e
< 1 % otherwise

Charge linearity **< $\pm 1\%$** from 1 to **1250 p.e. (2500 pC)** across the 3 gains

TDC characterization with **1/6 p.e. threshold**
TDC resolution :
150 ps rms @ 1 p.e
 ≤ 25 ps rms @ 10 p.e

Main experimental results with HKROC0 - Pile-up


- Measurement with 2 events separated by ~ 30 ns (full chain: analog, digital and reconstruction)
- Signals auto-triggered (internal programmable threshold)



Charge reconstruction algorithm of the two peaks
Good linearity of reconstructed pile-up events
We can reconstruct both peaks properly !

Improvements with HKROC1b - Yield and crosstalk


HKROC0 ADC yield was > 95%



CMS-HGCROC improvement included in HKROC1b ADC




HKROC1b, 100% operating channels



HKROC1b measurements

Mean value 10 ADC units




Reduction of the crosstalk of large signal on other channels



Reduction of x3
(1 pe is ~ 30 ADCu)


Mean value 3 ADC units



Acquisition board improvements

- ❑ Coupling map by injecting large charge (> 900 pe)
 - ❑ Importance of electronics board stackup
 - ❑ Huge work on the PCB with focus on suppressing HG coupling

Board v1 (Mezzanine) [ADC units]



Acq. board **2022**:
3 PMT gains split into
2 layers


HG and LG immunity
to coupling



Acq. board **2023**:
3 PMT gains split
into 3 layers




Coupling fully cut thanks to HG
"immunity" to crosstalk (veto)


Board v2 (BGA) [ADC units]




Conclusion

- ❑ HKROC is a versatile ASIC able to readout PMT
 - ❑ Time measurement with a precision < 50 ps
 - ❑ Charge measurement with a linearity of 1% (up to 2500 pC)
 - ❑ Low power consumption (10 mW per channel, 30 mW if three gains used)
 - ❑ Hit rate up to ~40 MHz with an average from 100k to 1M (fast mode)
- ❑ Production is booked for April (quantity > 4000).
 - ❑ Packaged is a BGA with 0.8 mm pitch (400 balls)
- ❑ Provide a full HKROC-based solution (ASIC + board) to the community
 - ❑ Auto-triggered waveform digitizer
- ❑ Paper will be published with all the measurements and possibilities






Minimum threshold of 1/6 pe




1 pe trigger efficiency with 1000 pe in another channel


- The **HKROC first version** has been submitted to **TSMC** in **August 2021** and **received** in **January 2022**.
- **HKROC performance** fits well for the HyperK experiment:
 - 90 % for **1/5 p.e (0.4pC)** events ;
 - Charge linearity $< \pm 1\%$ from 1 to 1250 p.e ;
 - Charge resolution < 0.1 p.e @ ≤ 10 p.e
 - TDC resolution : **150 ps** @ 1 p.e; ≤ 30 ps @ 10 p.e
 - Hit rate : **950 kHz** in SN mode
- A “pre-production” version of the ASIC HKROC (**HKROC V2**) was submitted in July 2022 to fix few minor bugs (crosstalk; ...) and will be tested at the end on this year
- Current version is mounted on board through a flip-chip process but **1000 HKROC** will be packaged in **17x17 BGA package** with 400 balls (0.8 mm) and to be received in October 2022.



The HyperK specifications require the trigger **threshold** to be set at **1/6 p.e (330 fC)**



- **Hit efficiency : 90 % for 1/5 p.e events (400fC)**
~100 % if $\geq 1/4$ p.e
- Extracted **threshold** value corresponding at **1/6 p.e**
- **Very low noise : < 1 Hz (0 noise hit in 10s @ 1/6 of p.e.)**



TDC characterization with **1/6 p.e. threshold**

TDC resolution :


150 ps rms @ 1 p.e [300 ps required]

≤ 25 ps rms @ 10 p.e [200 ps required]


- Excellent agreement with HK requirements

The **whole** acquisition **chain** is tested:

The signal is **amplified, auto-triggered** and **converted** by the internal **ADC**.



1250 p.e. = 2500 pC



10 pe

1250 pe

HG, MG and LG tested!!



Charge linearity $< \pm 1\%$ from 1 to **1250 p.e. (2500 pC)**

The charge measurements Fulfill the HK requirements!!!

Charge resolution :

$< 0.1 \text{ p.e. (200 fC)}$ at $\leq 10 \text{ p.e.}$
 $< 1 \%$ otherwise

LGAD sensor
 1.3 x 1.3 mm²
 Thickness = 50 μm
 Cd = 4 pF




ASIC'S REQUIREMENTS

- 225 channels
- Minimum charge : 2 fC
- Charge dynamic : up to 100 fC
- Noise : < 0.5 fC or 3 ke⁻
- Cross-talk : < 2 %
- Timing precision : 35 ps for 10 fC
 (per hit) 70 ps for 4 fC

Calibration LGAD-like injection :
 Range : 0 – 100 fC
 Rise time : 0.5-1.5 ns

Luminosity : Number of hits per bunch crossing for 2 time windows



[Talk on the long Flexible Printed Circuits from Marisol Robles Manzano on Thursday, 9h20](#)

TOA TDC
 Resolution : 20 ps
 Measurement window : 2.5 ns
 Conversion time : < 25 ns



TOT TDC
 Resolution : 120 ps
 Dynamic range : 20 ns
 Conversion time : < 25 ns

Radiation tolerance
 TID : 2 MGy w/SF=2,25
 NIEL : 2.5 10¹⁵ n_{eq}/cm² w/SF=1.5
 SEE : 10¹⁵ n_{eq}/cm² w/SF=1.5
 SEU rate : < 5 % per hour


ASIC power dissipation < 1.2 W
Per channel :
 Analog very front-end : < 2 mW
 TDC : 0,5 mW at 10 % occupancy
 Digital : < 2 mW

ATLAS HGTD: ALTIROC ASIC

- **ALTIROC** (Atlas Lgad Timing Integrated ReadOut Chip)
 - Design under OMEGA responsibility - Collaboration CERN Geneva, LPCF Clermont-Ferrand, IFAE Barcelona, SLAC Stanford, SMU Dallas
 - 20 ps timing silicon timing detector for jet identification and pileup rejection
 - ⇒ Pixel ASIC for precise timing measurements
 - **$Q_{min}/Cd \sim 500 \mu V$ with $Cd \sim 4 pF$** ($1300 \times 1300 \mu m^2$) and **$V_{th min} = 2 fC$** to be compared with other timing ASIC for which $Q_{min}/C > 2 mV$ with $Cd \sim 50 fF$ ($50 \times 50 \mu m^2$) and $V_{th min} = 0.1 - 0.2 fC$
 - ⇒ Mix of requirements specific to calorimetry and some of the requirements specific to pixel ASICs for trackers
 - ⇒ Mix of Analog on Top design for the floorplan and analog performance + Digital on Top design for digital part (70% of the ASIC)
 - ALTIROC2 : first 225 channels full matrix LGAD readout chip with **1 GHz** preamplifier **4 pF** detector capacitance = **new territory in HEP**
- See details in https://indico.cern.ch/event/1127562/contributions/4904499/attachments/2511666/4317317/ALTIROC2_ATLAS_HGTD.pdf




2016-2017



Altiroc0
2 x 2 mm²
2 x 2 pixels
PA + discri

2018-2019




Altiroc1
7 x 7 mm²
5x5 pixels
PA+ discri +
TDC + SRAM

2019-2021



ALTIROC2= 2 x 2.1 cm²
15 x 15 pixels
PA+ discri + TDC + SRAM
+ all digital blocks

2021 - 2022



ALTIROC3= 2 x 2.2 cm²
15 x 15 pixels
PA+ discri + TDC + SRAM
+ all digital blocks

Altiroc0 and 1:

No digital,
To validate the FE part at system level
(= ASIC bump-bonded onto a sensor)

ALTIROC2:

First full size chip with 15 x 15 channels – 2 x 2 cm²
To demonstrate the functionality/performance of the ASIC
(time resolution + luminosity counting) alone and bump-
bonded onto a sensor
But NOT to be fully radiation hard (against SEE)


ALTIROC3:

Last full chip prototype before pre-production
Same as Altiroc2 but fully triplicated

Item measured	Performances
Trigger efficiency at 1/6 p.e.	> 90% for 1/5 p.e signals 100% for $\geq 1/4$ p.e signals
Trigger noise at 1/6 p.e.	< 1 Hz (No trigger observed in 10 s)
TDC resolution	150 ps at 1 p.e, 70 ps at 5 p.e, 25 ps > 10 p.e Validated with PMT
Charge linearity	< 0.5% in high & medium gain channels < 1% in low gain channel up to 1250 p.e Validated with PMT
Charge resolution	< 0.1 p.e for signals up to 10 p.e < 1% beyond 10 p.e signal Validated with PMT
Dead-time & pile-up	≤ 30 ns for two signals of same amplitude ≤ 30 ns for a prompt ≤ 5 p.e and secondary of 1 p.e < 1 μ s for a prompt signal ≤ 850 p.e and secondary 1 p.e
Maximal hit-rate w/ 100% eff.	415 kHz in normal mode 950 kHz in SN-mode Potential extension beyond to be studied.
Cross-talk	Hit probability in neighbouring channel of a 1250 p.e signal is < 0.1% <i>Note that cross-talk found at ASIC level, but cut by FPGA. Identified and will be removed in ASIC v2.</i>
Maximal hit-rate w/ 100% eff.	415 kHz in normal mode 950 kHz in SN-mode Can be extended even beyond for v2.
Temperature dependency	mean time $\Delta T = 17.5$ ps/ $^{\circ}$ C rms time $\Delta T \leq 1$ ps/ $^{\circ}$ C mean charge $\Delta Q = 0.1\%$ / $^{\circ}$ C (no correction) charge variation has no dependency
Power consumption (W)	≤ 6.6 W for 24 PMTs
Resistance to HV	Received 1,000 2000 V discharge from PMT-base Unprotected ASIC received 7×10^{10} 7V injections (> 500 yrs of HK) without any impact on performances Validated protection circuit itself saturates signals > 7 V to 7 V.
Failure rate / year	ASIC failure $\leq 0.03\%$

Min requirements	
Discriminator threshold	1/6 p.e. (0.33 pC)
Charge linearity	1% for 1 p.e. to 1250 p.e. (2 pC to 2500 pC)
Charge resolution	0.1 p.e. for < 10 p.e. (0.2 pC for $Q < 20$ pC) Better than 1% for >10 p.e. (1% for 20 pc)
Maximum hit rate	1 MHz/ch For close Supernova
Timing resolution	300 ps for 1 p.e. (2 pc) 200 ps for > 6 p.e. (12 pC)



To extend the charge dynamic range:
1 PMT channel connected
to **3 HKROC channels**



HKROC has been received in **January 2022**

A dedicated **test-board** used to test the ASIC performances. It is placed on a **mezzanine board mounted** directly through a **flip-chip process**. The mezzanine is mounted on a **mother board** that is connected to a test board “ **Xilinx Kintex UltraScale FPGA KCU**”


Three test-benches in parallel:
OMEGA, LLR, CEA



ASIC Power Consumption: 40 mW/PMT
Board Power Consumption: 3.2 W

FAST hit rate (~ 1MHz) required for close Supernova signals (~ 1 p.e.)

Normal mode:




100% at 1 MHz one ch

1 PMT channel →

3 HKROC channels tested in Normal Mode:

100% Trigger efficiency up to **415 kHz 3 chs**

Super Nova mode



100% at 2.2 MHz one ch


1 PMT channel →

3 HKROC channels tested in SuperNova Mode:



100% Trigger efficiency up to **950 kHz 3 chs**

The HKROC saturation naturally appears when the chip internal memory is full. The chip has one independent memory for each read-out link at 1.28 Gb/s, which gather 3 PMTs.

Connected Hamamatsu R12680 PMT to HKROC illuminated by a PILAS 402 nm laser diode



- PMT HV set to have the 1 p.e peak amplitude at -6 mV
- Charge calibrated
- TTS : FWHM= 2.8 ns, σ = 1.2 ns



Trigger time distribution for events having charge \leq

1.5 p.e : FWHM of 2.6 ns

- **Excellent agreement with the 2.8 ns found for the PMT only**
- **Digitizer does not degrade the PMT time resolution !**

The charge **linearity** is $\leq \pm 1\%$

Exact same behavior than with the function generator.

