



# HKROC: an integrated front-end ASIC to readout photomultiplier tubes for large neutrino experiments

International Conference on the Physics of the Two Infinities March 27-30 2023 - KYOTO



Frederic DULUCQ – fdulucq@in2p3.fr Ecole Polytechnique – CNRS




Organization for Micro-Electronics desiGn and Applications

## **OMEGA Microelectronics Laboratory**




- National Micro-electronics design center to address readout electronics needs for instrumentation in Particle and Astroparticle Physics
- 12 CNRS staff engineers, highly specialized in low noise, rad-hard, high speed mixed-signal readout ASICs
- Location at Ecole Polytechnique provides strong links with teaching and industrial partners in Advanced Technologies
- OMEGA major realizations in a nutshell
  - First readout chip for PM multi-anodes (OPERA\_ROC 2003)
  - First readout chip for SiPM (FLC\_SiPM 2005)
  - First readout chip with digitization for imaging calorimetry (SKIROC2 2010, HGCROC2 2019)
  - First readout chip with digitization of LGAD diodes for picosecond timing measurements (ALTIROC1 2018)





HKROC 2023 - Kyoto

#### ASICs produced and installed on detectors since 2006





HGCROC for the endcap calorimeter – Phase II

> 6M of Silicon channels (+ 240k of SiPM)

Radhard (200 Mrad) Low Power (15 mW per chn) Precise timing (25 ps)

Total of 150k ASICs needed Pre-prod this year Project started in 2017



#### HKROC was developed in 6 months

Same ASIC structure (floorplan) Same ADC and TDC Same readout

> New preamplifier New digital processing

HEP trend => imaging calorimetry


- □ High number of channels
- □ Charge and precise timing (<50 ps)
- □ Low power + System-On-Chip

Based on HGCROC, HKROC-based electronics will provide a versatile, lowpower and fully integrated solution for large neutrino experiments

# **HKROC** main features



#### □ HKROC is 36 channels: 12 PMTs with High, Medium and Low gain




- □ Large charge measurement with 3 gains (up to 2500 pC)
- □ Integrated timing measurements (25 ps binning)
- □ Readout with high speed links (1,28 Gb/s)
- □ HKROC is a waveform digitizer with auto-trigger



# HKROC: waveform digitizer with auto-trigger

**O**mega

- □ HKROC is waveform digitizer working @ 40 MHz
  - Number of charge sampling points from 1 to 7
  - □ Fast channel for precise timing (25 ps binning)
  - □ Charge reconstruction algorithm in FPGA
    - 5% resources of a modern XILINX FPGA



#### When using 3 gains / PMT (high, medium, low)

- □ Hit rate capability up to 400 kHz / PMT
- □ Increased up to 1 MHz by focusing on high gain
  - $\hfill\square$  Dynamic selectable by the user
- Average values only limited by readout speed


)	Normal mode	Supernovae mode	High speed mode	
	Rate 400 k/chn	~1M /chn	40 M	

#### HKROC can accept consecutive events (separated by ~30 ns)

Internal HKROC memory writing is without dead time Readout speed is only limited by serial link bandwidth (average values above)

#### Timeline and hardware







# Main experimental results with HKROC0 – Charge and Time



□ Measurement with the full chain (analog + digital and reconstruction)

Signal auto-triggered with threshold





TDC characterization with **1/6 p.e. threshold** 


**TDC resolution** :


150 ps rms @ 1 p.e

≤ 25 ps rms @ 10 p.e

# Main experimental results with HKROC0 - Pile-up

- □ Measurement with 2 events separated by ~30 ns (full chain: analog, digital and reconstruction)
  - □ Signals auto-triggered (internal prommagble threshold)





mega

Charge reconstruction algorithm of the two peaks


Good linearity of reconstructed pile-up events

We can reconstruct both peaks properly !



HKROC1b, 100% operating channels

HKROC0 ADC yield was > 95%



# Acquisition board improvements



Coupling fully cut thanks to HG


Board v2 (BGA) [ADC units]

"immunity" to crosstalk (veto)



- □ Importance of electronics board stackup
- □ Huge work on the PCB with focus on suppressing HG coupling

Board v1 (Mezzanine) [ADC units]



# Conclusion

#### HKROC is a versatile ASIC able to readout PMT

- Time measurement with a precision < 50 ps
- Charge measurement with a linearity of 1% (up to 2500 pC)
- Low power consumption (10 mW per channel, 30 mW if three gains used)
- Hit rate up to ~40 MHz with an average from 100k to 1M (fast mode)

#### $\square$ Production is booked for April (quantity > 4000).

Packaged is a BGA with 0.8 mm pitch (400 balls)


#### Provide a full HKROC-based solution (ASIC + board) to the community


□ Auto-triggered waveform digitizer

Paper will be published will all the measurements and possibilities















Minimum threshold of 1/6 pe



mega

# **Conclusion (not done yet)**


- The HKROC first version has been submitted to TSMC in August 2021 and received in January 2022.
- **HKROC performance** fits well for the HyperK experiment:
  - 90 % for 1/5 p.e (0.4pC) events ;
  - Charge linearity  $< \pm 1\%$  from 1 to 1250 p.e;
  - Charge resolution < 0.1 p.e @≤ 10 p.e</p>
  - TDC resolution : **150 ps** @1 p.e; ≤ 30 ps @ 10 p.e
  - Hit rate : 950 kHz in SN mode
- A "pre-production" version of the ASIC HKROC (**HKROC V2**) was submitted in July 2022 to fix few minor bugs (crosstalk; ...) and will be tested at the end on this year
- Current version is mounted on board through a flip-chip process but **1000 HKROC** will be packaged in **17x17 BGA package** with 400 balls (0.8 mm) and to be received in October 2022.







The HyperK specifications require the trigger threshold to be set at 1/6 p.e (330 fC)




#### **HKROC0** Charge measurements




The **whole** acquisition **chain** is tested:

The signal is **amplified**, **auto-triggered** and **converted** by the internal **ADC**.



#### **High Granularity Timing Detector in HL-LHC**





Thickness = 50 $\mu$ m $\sqrt{100p}$		
Cd = 4  pF $15.2  µA$ $(athode)$ $(athode)$ $(b)$ $(b)$ $(c)$	225 channelsMinimum chargeCharge dynamicNoise: < 0.5 fC or 3 ke <sup>-</sup>	TOA Ro M Co
Depletion Region	Cross-talk: < 2 %Timing precision :35 ps for 10 fC(per hit)70 ps for 4 fC	TOT Re Dy
π	Calibration LGAD-like injection :	C
Anode Ring	Range : 0 – 100 fC Rise time : 0.5-1.5 ns	Radi TI
	Luminosity : Number of hits per bunch crossing for 2 time windows	N SI
Capacitors Resistors V	Nire bonding	S
	Connector Assembling with insulating glue Bump bonding	ASIC Per o Ar TI Di

Talk on the long Flexible Printed Circuits from Marisol Robles Manzano on Thursday, 9h20

TOA TDC Resolution Measurement window Conversion time	: 20 ps v : 2.5 ns : < 25 ns
TOT TDC Resolution Dynamic range Conversion time	: 120 ps : 20 ns : < 25 ns
Radiation toleranceTID: 2 MGyNIEL: 2.5 $10^{15} n_{eq}$ /cmSEE: $10^{15} n_{eq}$ /cm <sup>2</sup> SEU rate: < 5 % per h	w/SF=1.5


#### IC power dissipation < 1.2 W channel:

nalog very front-end : < 2 mW DC : 0,5 mW at 10 % occupancy Digital : < 2 mW

# **ATLAS HGTD: ALTIROC ASIC**

- ALTIROC (Atlas Lgad Timing Integrated ReadOut Chip)
  - Design under OMEGA responsibility Collaboration CERN Geneva, LPCF Clermont-Ferrand, IFAE Barcelona, SLAC Stanford, SMU Dallas
  - 20 ps timing silicon timing detector for jet identification and pileup rejection
  - ⇒ Pixel ASIC for precise timing measurements
    - **Qmin/Cd** ~ 500  $\mu$ V with Cd ~4 pF (1300 x 1300  $\mu$ m2) and Vth min= 2 fC to be compared with other timing ASIC for which Qmin/C > 2 mV with Cd ~ 50 fF (50 x 50  $\mu$ m<sup>2</sup>) and Vth min = 0.1 0.2 fC
  - Mix of requirements specific to calorimetry and some of the requirements specific to pixel ASICs for trackers
  - Mix of Analog on Top design for the floorplan and analog performance + Digital on Top design for digital part (70% of the ASIC)
  - ALTIROC2 : first 225 channels full matrix LGAD readout chip with 1 GHz preamplifier 4 pF detector capacitance = new territory in HEP

See details in https://indico.cern.ch/event/1127562/contributions/4904499/attachments/2511666/4317317/ ALTIROC2\_ATLAS\_HGTD.pdf



#### **ALTIROC GENEALOGY**

2018-2019

TSMC 130nm



2019-2021



2016-2017


Altiroc0 2 x 2 mm2 2 x 2 pixels PA + discri




#### Altiroc0 and 1:

No digital,

To validate the FE part at system level (= ASIC bump-bonded onto a sensor)



2021 - 2022



#### ALTIROC2:

First full size chip with 15 x 15 channels - 2 x 2 cm2 To demonstrate the functionality/performance of the ASIC (time resolution + luminosity counting) alone and bumpbonded onto a sensor

But NOT to be fully radiation hard (against SEE)

#### ALTIROC3:

Last full chip prototype before pre-production Same as Altiroc2 but fully triplicated

## Summary of the HKROC0 performances

Item measured	tem measured Performances	
Trigger efficiency at $1/6$ p.e.	> 90% for 1/5 p.e signals	
	100% for $\geq 1/4$ p.e signals	
Trigger noise at 1/6 p.e.	< 1 Hz (No trigger observed in 10 s)	
TDC resolution	150 ps at 1 p.e, 70 ps at 5 p.e, 25 ps $> 10$ p.e	
	Validated with PMT	
	<0.5% in high & medium gain channels	
Charge linearity	< 1% in low gain channel up to 1250 p.e	
	Validated with PMT	
	< 0.1 p.e for signals up to 10 p.e	
Charge resolution	< 1% beyond 10 p.e signal	
	Validated with PMT	
Dead-time	$\leq 30$ ns for two signals of same amplitude	
& pile-up	$\leq 30$ ns for a prompt $\leq 5$ p.e and secondary of 1 p.e	
	$<1~\mu {\rm s}$ for a prompt signal $\leq 850$ p.e and secondary 1 p.e	
Maximal	415 kHz in normal mode	
hit-rate	it-rate 950 kHz in SN-mode	
w/ 100% eff.	Potential extension beyond to be studied.	
	Hit probability in neighbouring channel	
Cross-talk	of a 1250 p.e signal is $< 0.1\%$	
	Note that cross-talk found at ASIC level, but cut	
	by FPGA. Identified and will be removed in ASIC v2.	
Maximal	415 kHz in normal mode	
hit-rate	950 kHz in SN-mode	
w/ 100% eff.	Can be extended even beyond for v2.	
	mean time $\Delta T = 17.5 \text{ ps/}^{\circ}\text{C}$	
Temperature	rms time $\Delta T \leq 1 \text{ ps/}^{\circ}\text{C}$	
dependency	mean charge $\Delta Q = 0.1\%/^{\circ}$ C (no correction)	
	charge variation has no dependency	
Power consumption (W)	$\leq 6.6$ W for 24 PMTs	
	Received 1,000 2000 V discharge from PMT-base	
	Unprotected ASIC received $7 \times 10^{10}$ 7V injections	
Resistance to HV	(> 500  yrs of HK) without any impact on performances	
	Validated protection circuit itself saturates	
	signals $> 7$ V to 7 V.	
Failure rate / year	ASIC failure $\leq 0.03\%$	

mega



ADC

SSH

Min requir	ements	Low Noise PA	Trigger and Time path
Discriminator threshold	1/6 p.e. (0.33 pC)	With variable gain	10-bits TDC
Charge linearity	1% for 1 p.e. to <b>1250 p.e.</b> ( <b>2 pC to 2500 pC</b> )	On the board	HKROC Analog part channel
Charge resolution	0.1 p.e. for < 10 p.e. (0.2 pC for Q< 20 pC) Better than 1% for >10 p.e. (1% for 20 pc)	1st PMT input           R1           R1+R2+R3=           50 Ω	
Maximum hit rate	1 MHz/ch For close Supernova		
Timing resolution	<b>300 ps for 1 p.e</b> .(2 pc) <b>200 ps for &gt; 6 p.e.</b> (12 pC)	x12	SSH
Fo extend the	charge dynamic range:	R3 Clow GAIN	

- 1 PMT channel connected
- to 3 HKROC channels




#### **HKROC** testbench




#### HKROC has been received in January 2022

A dedicated **test-board** used to test the ASIC performances. It is placed on a **mezzanine board mounted** directly through a **flip-chip process**. The mezzanine is mounted on a **mother board** that is connected to a test board " **Xilinx Kintex UltraScale FPGA KCU**"



#### **HKROC Trigger rate measurements**

FAST hit rate (~ 1MHz) required for close Supernova signals (~ 1 p.e.)




The HKROC saturation naturally appears when the chip internal memory is full. The chip has one independent memory for each read-out link at 1.28 Gb/s, which gather 3 PMTs.

mega

## **PMT testbench**



Connected Hamamatsu R12680 PMT to HKROC illuminated by a PILAS 402 nm laser diode



#### **PMT** measurements



**Trigger time distribution** for events having charge ≤

1.5 p.e : FWHM of **2.6 ns** 

- Excellent agreement with the 2.8 ns found for the PMT only
- Digitizer does not degrade the PMT time resolution !

The charge **linearity** is  $\leq \pm 1\%$ 

Exact same behavior than with the function generator.

