

« Projet émergent » AC-LGAD



CNIS

IN2P3





CEA Saclay/Irfu/ Département d'Electronique des Détecteurs et d'Informatique pour la Physique (DEDIP)



Microelectronics Organization for Micro-Electronics desiGn and Applications, Ecole Polytechnique, Palaiseau



Objective: Development of an ASIC prototype EICROC0

able to readout a new generation of silicon sensors:

(Low-Gain Avalanche Diode)

for the future Electron Ion Collider (EIC) Roman Pots

- Context, requirements / specificities
- Activity report
- Budget report
- Summary / perspectives

Dominique Marchand (IJCLab) on behalf of the AC-LGAD project team

P2IO Annual Meeting: AC-LGAD Project



Electron Ion Collider (EIC)

Unique oppotunity to access/probe/image/quantify/qualify the gluonic, valence and sea quark content of hadrons (low x)

- Dynamic of quark gluon confinement
- Nucleon detailed comprehensive 3D-tomography
- Missing gluon contribution to nucleon spin and mass

Expression of Interest supported by French theorists and experimentalists

electrons (10 - 18 GeV, \sim 70 % polar.) \Rightarrow protons (275 GeV, \sim 70% polar.)

or

Complementarity Jlab, LHC

Our main interest: Exclusive Reactions (e.g. Deep Virtual Compton Scattering, DVCS)

2103.05419 (March 2021) Nucl. Phys. A 1026 (2022) 122447

 \Rightarrow ions (light - deuterium - to heavy - Au, Pb, U)

- Variable center-of-mass energies:
 20 100 GeV [140 GeV]
- ***** High collision \mathcal{L} **10**³³⁻³⁴ cm⁻² s⁻¹

***** 1 (2) interaction point(s)

01/12/2022

~ 2034

Brookhaven

National Laboratory

EIC YELLOW REPORT

o electron Proton Ion Collider (ePIC) experiment: Roman Pots



01/12/2022



Low Gain Avalanche Diode (LGAD)

- Silicon sensors fabricated in a thin (≈50 µm) high resistive p-type substrate
- Charge gain (up to 100) to achieve very high timing resolution (20-30 ps)
- The size of the pads must be larger than the substrate thickness to achieve a uniform amplification \rightarrow limitation for fine pixelation (< 1 x 1 mm²) AC-pads





ATLAS/HGTD: ALTIROC



"Performance of the Front ASIC for picosecond precision time measurements with LGAD sensors", C. Agapopoulou, C. La Taille, L. Serin *et al.*, JINST, 2020, 15 (07), pp.P07007.



ATLAS/HGTD test bench: ALTIROC1+ AC-LGAD (3x3 pixels)

Largely benefitting from synergy with ATLAS/HGTD IJCLab team: expertise and testbench setup







- Corrected LSB (Least Significant Bit) for each TDC channel is ~30ps
- > The average jitter for each channel is ~15-20ps
- Connected TDC channel performances uniform
- Study of PA amplitudes versus injected charge
- Lowest detectable charge 2.5 fC



Studies of charge sharing: measurements

Objective: evaluation of charge sharing among adjacent pads / pixels

> Through charge injection (8 fC)



Exposing AC-LGAD to a beta source

At IJCLab Semi-conductor and instrumentation technological platform (PSI)



- AC-LGAD HV = -170 V

Beta source ~5 cm above
Whole system in black box



Charge sharing among neighboring pixels (# 18 & 19): ~30% w.r.t. # 24 (highest amplitude) includes cross talk between pads and suffers from *ALTIROC1* TDC (TOT) discriminator signal distortion (earlier observed by ATLAS/HGTD team)









Requirements:

- pixel size 0.5 x 0.5 mm² (HGTD 1.3x1.3 mm²)

- low power consumption < 2 mW/channel
- low jitter ~ 20 ps
- low noise ~ 1mV/channel

Schematics for 1 channel (1 pixel)

EICROC0 design:

- TZ Preamplifiers from ALTIROC (ATLAS/HGTD, OMEGA)
- TDC from HGCROC (CMS/HGCal, CEA/Irfu/DEDIP)
- 8 bit ADC for time-walk correction

(AGH Krakow, adapted from HGCROC)



01/12/2022





- > High speed TZ PA and discriminator (from ALTIROC)
- ➢ I²C slow control (from CMS HGCROC)
- > 8 bits 40 MHz ADC (adapted from HGCROC 10 bits ADC, M. Idzik et al., AGH Krakow)
- Digital readout FIFO (depth 8, 200 ns)
- > 10 bits TDC (TOA) designed by CEA Irfu/DEDIP: HGCROC TDC (1 mm x 120 µm):
 - spatially adapted to fit in a pad of 0.5 x 0.5 mm²
 - optimization in terms of dynamic range and resolution (10 ps rms) as well as power consumption
 - common block for calibration of all TDC channels
- ★ 5 slow control bytes/pixel:
 - 6 bits local threshold
 - 6 bits ADC pedestal
 - 16 TDC calibration bits
 - Various on/off and probes

EICROC0 layout (1 pad = 1 channel)







- submitted through a Multi Project Wafer (130 nm CMOS technology) in March '22
 Delivered end of July '22
- Test board (PCB) designed by OMEGA, 10 pieces delivered end of July '22
 test board cabling by IJCLab
- Wire-bonding of EICROC0 to test boards by BNL collaborators
- Delivery of 3 test boards to IJCLab in Oct. '22
- > Interface board (Xilinx ZC 706): firmware / software developments (A. Ba & B.Y. Ky, IJCLab)





EICROC0 Test Bench at IJCLab



 installed in an electronic test room (IJCLab, building 102)

> Interface board (Xilinx ZC 706)

Test bench finalization under progress

- ✓ I²C communication
- ✓ Data stream written/read
- ✓ EICROC0 DC levels
- EICROC0 command pulse signal under investigation

Next step:

EICROC0 channel by channel electronic response characterization (PA, TDC, ADC, LSB & jitter evaluation, cross talk)



EICROC0





« Electronics »:

- Contribution to EICROC0 Multi Project Wafer
- > Manufacturing of 10 test boards + purchase of components and cables
- Purchase of 2 Xilinx ZC 706 interface board
- Purchase of a dedicated high performance Lecroy oscilloscope Lercoy Waverunner 9254 2.5 GHz, 20 Gs/s, 4 channels

Dedicated infrared test bench setup at IJCLab:

- > Purchase of all the required material:
 - IR laser λ =1050 nm, optical fibers + splitter
 - optical alignment elements: mirrors, lenses, visible/IR camera,
 - power meter,
 - safety equipment: curtains, IR glasses,

to be exploited to characterize the response of (ASIC+AC-LGAD) systems, complementary to measurements with a β source





- EICROC0 electronic response and performance characterization,
- EICROC0 + AC-LGAD (4x4 pixels) sensor electronic response characterization,
- Characterization of the response of [EICROC0 + AC-LGAD (4x4 pixels) sensor] exposed to a physical source (IR laser, β source, particle beam)
- ➢ optical IR laser test bench operation at IJCLab: → signal sharing, time and space
 Characterization of the response of ALTIROC1_V2 + AC-LGAD sensor (3x3 pixels)
 ⇒ Comparison with (AC-LGAD + ALTIROC0_V2B) measurements performed at BNL



nal Laboratorv

Scanning-Transient Current Technique (TCT) using IR laser AC-LGAD

Colour indicates integral charge of the signal peak from the ALTIROC analog output

"Signal formation and sharing in AC-LGADs using the ALTIROC0 front-end chip", G. D'Amen et al., arXiv:2209.07329 [physics.ins-det], JINST **17** P11028 Nov. 2022





strips



- Characterization of the system (AC-LGAD + ALTIROC1_V2) exploiting ATLAS/HGTD test bench (electronics response signal to an injected charge)
- > Evaluation of the charge sharing ratio among neighboring pads / pixels:
 - measurements based on ALTIROC1 injected charge
 - measurements with a $\boldsymbol{\beta}$ source
- Development of a full simulation to evaluate spatial resolution from signal sharing including digitalization in the context of a 8/10 bits ADC

 \Rightarrow ADC with 8 bits sufficient to achieve 20 μ m spatial resolution.

Studies presented at the EIC User Group Early Career Workshop 2022, July 24-25 (CFNS Stony Brook University, USA), "Simulation and instrumentation for the Roman Pot in the future Electron-Ion Collider", <u>Pu-Kaï Wang (PhD, IJClab)</u>

> Design/layout of EICROC0 : submission within a MPW in March '22 (delivered July '22)

- > Test board designed, manufactured (10 pieces) and cabled
- > EICROC0 wire-bonded onto test boards by BNL collaborators, available at IJCLab: Oct. '22
- EICROC0 electronic test bench being finalized
- IR laser test bench close to be operational



Weekly IJCLab meetings
 Monthly IJCLab - Irfu - OMEGA meetings
 Monthly BNL- IJCLab - Irfu - OMEGA meetings
 Weekly EIC LGAD meetings

Fruitful tight collaboration between all involved partners

The design of the first optimized ASIC (EICROC0) dedicated to AC-LGAD sensor readout funded by P2IO positioned the French community in the forefront of this promising new technology with multiple applications in particle physics and beyond. Visible role within the EIC international community.

IN2P3 Scientific Council (27/10/22): *for information* « EIC Project: scientific challenges and project presentation », Carlos Muňoz Camacho (IJCLab)

- contribution to EIC AC-LGAD R&D consortium: FY2022 report & FY2023 proposal
- R&T project proposal submitted in Oct. 2022 (duration 3 years, 20 k€ / year)
- ? 2023 ANR: submission of a pre-proposal (PRC: IJCLab, CEA Irfu/DEDIP, OMEGA, BNL): « CD_4D-TrACE » [Chip Design for 4D-Tracking with AC-LGAD for EIC], 4 years design of EICROC full size (32 x 32 pixels)



- Abdourahmane Ba
- Beng Yun Ky
- Carlos Munoz Camacho
- Dominique Marchand
- Emmanuel Rauly
- Jean-Jacques Dormard
- Laurent Serin
- Ana-Sofia Torrento
- Pu-Kaï Wang



- Florent Bouyjou - Eric Delagnes



- Christophe de la Taille
- Nathalie Seguin-Moreau
- Maxime Morenas
- Pierrick Dinaucourt

Thank you



- Alessandro Tricoli
- Gabriele Giacomini
- Gabriele D'Amen