




# **CPROC** **A RISC-V processor for** **front-end ASICs**

Frederic DULUCQ, Pierrick DINAUCOURT, Rama SYLLA,  
Quentin MADARIAGA, Stéphane CALLIER, Duy Manh NGUYEN  
June, 2023

- ❑ ASICs include a lot of logic mainly hardwired
  - ❑ Overall behavior can be selected (sensor type, trigger cells 2x2 or 3x3)
  - ❑ Some functions can be tuned with parameters (> 10k in HGCR0C)
- ❑ Many data truncation, compression and algorithm decided at early stages (FE ASICs)
  - ❑ Due to links, power, fibers requirements



## Monitoring



100 Gbps → 8 Gbps

Embed reprogrammable monitoring/algorithm in future ASICs ?

- ❑ Three main objectives for the CPROC development:
  - ❑ Select/Define the requirements of an embedded processor for front-end ASICs
  - ❑ Acquire knowhow on the compiler toolchain (software) versus hardware in the ASIC
  - ❑ Feedback (even preliminary) on such component

On the road to FPGASIC ?  
Quick answer: for specific parts but not on everything...

- ❑ 2015: Creation of the RISC-V foundation



- ❑ 2020-2022: two internships on RISC-V processor at OMEGA



- ❑ May 2023: submission of **CPROC**, a RISC-V demonstrator



WIKIPEDIA  
The Free Encyclopedia



**RISC-V\*** is an open standard instruction set architecture (ISA) based on established RISC principles. Unlike most other ISA designs, RISC-V is provided under royalty-free open-source licenses.

\*Foundation formed in 2015



WIKIPEDIA  
The Free Encyclopedia


An **ISA** is an abstract model of a computer [...]. A realization of an ISA is called an implementation. An ISA permits multiple implementations...



x86 and x64 ISA (mainly in computers)



ARMv8 ISA (smartphone, FPGA...)





**Four base ISAs\***

Base	Version	Status
RVWMO	2.0	<b>Ratified</b>
<b>RV32I</b>	<b>2.1</b>	<b>Ratified</b>
<b>RV64I</b>	<b>2.1</b>	<b>Ratified</b>
<i>RV32E</i>	1.9	<i>Draft</i>
<i>RV128I</i>	1.7	<i>Draft</i>
Extension	Version	Status
<b>M</b>	<b>2.0</b>	<b>Ratified</b>
<b>A</b>	<b>2.1</b>	<b>Ratified</b>
<b>F</b>	<b>2.2</b>	<b>Ratified</b>
<b>D</b>	<b>2.2</b>	<b>Ratified</b>
<b>Q</b>	<b>2.2</b>	<b>Ratified</b>
<b>C</b>	<b>2.0</b>	<b>Ratified</b>
<i>Counters</i>	2.0	<i>Draft</i>
<i>L</i>	0.0	<i>Draft</i>
<i>B</i>	0.0	<i>Draft</i>
<i>J</i>	0.0	<i>Draft</i>
<i>T</i>	0.0	<i>Draft</i>
<i>P</i>	0.2	<i>Draft</i>
<i>V</i>	0.7	<i>Draft</i>
<b>Zicsr</b>	<b>2.0</b>	<b>Ratified</b>
<b>Zifencei</b>	<b>2.0</b>	<b>Ratified</b>
<i>Zam</i>	0.1	<i>Draft</i>
<i>Ztso</i>	0.1	<i>Frozen</i>

\*The four base ISAs in RISC-V are treated as distinct base ISAs.


# How to build a RISC-V processor ?






to memory

Cycle per Instruction: 4  
Pipelined or not



Von Neumann



Harvard

- ❑ CPROC is a fork of an existing open RISC-V project named PicoRV32


- ❑ The open project selection was made around three criteria:

- ❑ A large community / users
- ❑ Written in a directly synthesizable language (Verilog here)
- ❑ With support of an already known interface bus

Floorplan  
S. CALLIER


- ❑ Main features

- ❑ As small as possible
- ❑ Internal 8 kB SRAM (2048 words x 32 bits)
- ❑ External flash support
- ❑ SPI and UART connections
- ❑ 24 GPs, 16GPOs
- ❑ 4 programmable IRQs
- ❑ 2 start address choice




- ❑ By keeping in mind that **CPROC** is a RISC-V demonstrator (also for teaching purpose)





## 3 main changes were applied:

- Processor bypass through GPIO
- Start address is a parameter to start from Flash or embedded RAM
- Programming through GPIO (internal or external memories)





# From HKROC to CPROC testboard setup

TeraTerm serial terminal



Monitor Program Test

CPROC BGA socket




Commercial KCU105 board

FMC connector


Custom CPROC motherboard

Dedicated testboard  
BGA and substrate design  
**Pierrick DINAUCOURT**

K2000 first tests




LADOC substrate reuse - WBBGA




FMC connector  
To KCU 105

Power through FMC

- FMC connection to the KCU105 board
- Temperature sensor for CPROC SPI master tests
- 64 Mb SPI like Flash (user defined program)
- GPIO connected to KCU105 (LED for all the outputs)
- Same for IRQ and UART
- 3 modes available:
  - RAM programming
  - FLASH programming
  - Start pointer





- CPROC test menu**
- 1: I2C tests
  - 2: CPROC RISC-V tests
  - 3: Auto tests

- I2C tests**
- 1: I2C Read
  - 2: I2C Write
  - 3: I2C multibyte read
  - 4: I2C multibyte write
  - 5: I2C internal reg read
  - 6: I2C internal reg write
  - 7: Broadcast tests
  - 8: I2C scan
  - 0: main menu

- CPROC RISC-V tests**
- 1: Program FLASH
  - 2: Program RAM
  - 3: Verify FLASH
  - 4: Verify RAM
  - 5: Start program
  - 6: Execute default program
  - 7: Enable IRQ
  - 0: main menu

- Auto tests**
- 0: I2C auto test
  - 1: CPROC RISC-V autotest
  - 2: Board auto test
  - 3: Flash auto test
  - 4: Memory checks
  - 0: main menu

```
int x = 3;  
x = 2 * x + 4;
```

High level  
language

compiler

RISC-V  
assembly

```
addi x6, x0, 2  
addi x5, x0, 3  
mul  x5, x5, x6  
addi x5, x5, 4
```

assembler

Machine  
code


```
000000000010000000000001100010011  
00000000001100000000001010010011  
00000010011000101000001010110011  
00000000010000101000001010010011
```


Read data

Instruction set  
architecture



CPU

*Compilation flow of a small piece of code, RV32IM  
compiler*










- ❑ Only the 8x16 register file has been synthesized, 100 MHz
  - ❑ Cadence latch and register memory IPs
- ❑ 27% gain in area, two times less slack



*8x16 register file using registers and latches*

- ❑ Application specific RISC-V : need to be optimized for your application / project
  - ❑ Architecture: memories shared or not
  - ❑ CPI: pipelined or not
  - ❑ ISA
  
- ❑ Mix of software / hardware / gcc project...
  
- ❑ Code quality of open source projects
  
- ❑ Full verification versus functional one

**CPROC 2023 schedule:**

- Testboard: July
- Test program : September
- CPROC : October

