

Master Projet DICE status & plans


Réunion Master Projet Futurs Collisionneurs #2
16/06/2022

Marlon Barbero
CPPM, Aix-Marseille Université, CNRS / IN2P3, France



DICE project

- DICE: A framework to **organize specific R&Ds towards tracking**.
- A project involving CPPM and IPHC, carried by M. Barbero / CPPM (+ involvement IPHC -J. Baudot et al-). **Start: beginning 2021.**
- General theme :
 - Tracking / vertexing with pixel detector in relevant technologies for futures projects with main emphasis on:
 - **High counting rates/ high hit rates.**
 - **Radiation hardness** middle to high.
- 2 Work Packages:
 - **Hybrid Pixels:** Exploring advanced process nodes technologies -e.g. 28 nm- (RS: Barbero / RT: Menouni)
 - **Monolithic Pixels:** Focus on Depleted MAPS technologies Depleted MAPS in two main directions → exploitation of mature R&D and potential of new technologies (RS: Baudot / RT: Pangaud)




WP1: Short term plans

- **Investigation of 28 nm process node:**
 - Process **advocated by CERN**; candidate successor to 65nm node.
 - “Standard” planar process → **TID effect resistant**
- Study: Compatibility with analog parts conception (as necessary for pixel circuits):
 - **Base circuits** simulations
 - Process qualification in terms of **performances for analog design, low power and low noise**
- TID-resistance process qualification:
 - Compatibility with **high TID** necessary for futures projects
 - **TID effects modelling:**
 - Analog and digital simulation taking TID effects
- SEE studies:
 - Prototype circuits to **study SEU/SET effects**
 - Very **small node capacitance:**
 - Will it need new architectures for higher tolerance?

WP1: Middle/Long term plans

- Conception of a small 64×64 pixel matrix with $25\mu\text{m} \times \mu\text{m}$ pixels :
 - “Digital on top” approach
 - Mastering digital conception tools a must
 - Prototype analog blocks with high constraints (low noise ampli, precision ADC, PLL, high speed serializer...)
- Prospection work planned on advanced hybridization techniques:
 - Advacam proposes hybridization techniques at **10-20 μm level**
 - IZM?
 - 3D techniques?
- Ambitious project in terms of manpower and budget:
 - Conception cycles in these process types are **longer** and need **more verifications**
 - Needs to be done in **collaborations**
 - Potential interest in other IN2P3 laboratories through DICE
 - First discussions in framework of RDR53



WP1: Perspectives

- In CPPM:
 - Small 3-person (~1 FTE) team of designers vs. complex technology (& PDK!) → Collaboration needed
- Q3 2022: Chip prototype submission
 - Single transistors (TID studies)
 - Ring Oscillators (TID testing of digital libraries)
 - SET test architectures
 - Analog block (fast amplifier) in small pixel matrix




Figure 18 - ASIC prototype 1x1 mm²




Figure 45 - Résultat des temps de réponses compteur 12 bits






Figure 32 - Simulation de l'oscillateur inverseur

- Q3/Q4-2022: Test preparation
- Q4-2022/Q1-2023: Functional testing
- Q1/2-2023: Irradiation tests (TID / SEE)



TID testing at AMU - Saint Jerome


WP2: Pixels depMAPS

- **New R&D:** Exploring new technology TJ-65 nm
 - Short term
 - Verification of basic performances
 - Check adequacy with DICE objectives
 - Middle term
 - Prototype(s) dedicated to
 - High hit rates ($>> 100 \text{ MHz/cm}^2$)
 - Temporal resolution of order 100 ps
 - Coping with NIEL $>> 10^{15} n_{\text{eq}}/\text{cm}^2$
- **Exploiting mature R&D:**
 - Short term
 - Validation of large size prototypes LF-/TJ- Monopix2, work in LF150 and TJ180 technologies
 - Middle term
 - Adapt TJ-Monopix2 the Belle II context: OBELIX-v1 demonstrator

WP2: TJ65 / MLR1

- MLR1 submitted in Dec 2020 → back summer 2021

IPHC has contributed with **analog Front-Ends CE65**, conceived to study **charge collection** in this technology .



CPPM has contributed with **a series of Ring Oscillators**, conceived to **characterize how the standard cells of the digital library cope with ionizing radiations** in this technology .

WP2: TJ65 - IPHC / CE65

- CE65 targets:**

- Understand charge collection properties in TJ65
 - SNR, charge sharing, signal speed
 - Unirradiated and irradiated sensors
- Common activity with MP R&D CMOS

- Different CE65 sensors:**




- Small matrices with analog output: $64/48 \times 32$
- 12 versions each:
 - Front-end: DC ampli, DC follower...
 - Doping profiles: std & 3 modifications (steered by CERN)
 - Replicate implementation of idea used successfully in TJ180 nm !
(optimized gap for boosted charge collection)

- Next step: Conception started in 2021 for submission ER1 in Q1/Q2-2022:

- Big sensors to study yield / stitching (ALICE-inspired)
- In this framework:
 - MOSS & MOST IC (CERN steered), H2M, SEU...
 - Pixel optimization with new CE65++ matrices!



MP DICE & MP CMOS interests!

Charge collection ^{55}Fe





WP2: TJ65 - CPPM / Ring-Oscillator

- In short: A prototype test IC containing 24×2 ring oscillators, with various cell types (Inv, Nand, Nor, DFF), various sizes and two different V_T (low, super-low).
- Oscillation frequency depends on:
 - Temperature
 - Polarization
 - TID and Dose rates
- But other factors observed (in TSMC 65m) that can be tested here too:
 - Dynamic vs. Static cells.
 - Asymmetric cell entries





Low V_T		Super Low V_T	
Size Min	Size +	Size Min	Size +
INV0_LVT	INV4_LVT	INV4_SLVT	INV8_SLVT
NOR1_LVT_A	NOR4_LVT_A	NOR4_SLVT_A	NOR8_SLVT_A
NOR1_LVT_B	NOR4_LVT_B	NOR4_SLVT_B	NOR8_SLVT_B
NAND0_LVT_A	NAND4_LVT_A	NAND4_SLVT_A	NAND4_SLVT_A
NAND0_LVT_B	NAND4_LVT_B	NAND4_SLVT_B	NAND4_SLVT_B
DFF1_LVT	DFF4_LVT	DFF1_SLVT	DFF4_SLVT



Digital libraries under TID

- One month irradiation at local X-ray source (CPPM with IM2NP lab in Marseille).
- High dose reached. TID above 800 Mrad.







- Annealing on-going. A bit of unexpected → started new sample characterization this week.
- TBC:
 - So far seems performance degradation very tolerable?
 - Close to what is seen in TSMC 65nm?

Together w. single transistor results, would give confidence in usage of techno under radiation


WP2: TJ-Monopix2 results

- 55Fe source detection:
- S-curves & Threshold tuning:








- TJ-Malta2 results (identical FE!):

W5R10 EPI NGAP - Total scan of the matrix



Front-End settings: IBIAS=43 ITHR=20 IDB=50 ICASN=2 VCASN=100 VRESETP=40 VRESETD=70




ENC 6-10e-, thr 150-200 e-

Progresses slowed down by technical issues in 2021 (bonding) ; likely overcome in early 2022

TJ-Monopix2 could be precursor for OBELIX → VTX Belle-II upgrade...

2 new CDDs in CPPM in fall essentially to support this project

)ICE



Conclusion, perspectives 2022

- **WP hybride:**
 - **28 nm:** prototype finalization (transistors, R-O, SEU-hard cells, pixel matrix) → Q3 2022 submission / functional tests / irradiation test : end 2022 / beginning 23
 - Support: IN2P3 / AIDAinnova / RD53? (**28nm session in Sept. in RD53 collab week**)
- **WP DepCMOS:**
 - **TJ65:**
 - Tests CE65 & RO / irradiations / CE65++ conception
 - Support: AIDAinnova/ CERN strategic R&D WP1.2 / Participation to ER1 through DICE
 - **LF 150:**
 - Finalization LF-Monopix2 tests / small pixels / RD50-MPW3 / tbd small pixel matrice
 - AIDAinnova / RD50 framework
 - **TJ180:**
 - TJ-Monopix2 functional tests / irradiation tests / OBELIX transition for potential Belle-II VTX Upgrade (v1 in 2022, targets 100 MHz/cm², ~50 MRad, ~ $3 \cdot 10^{14}$ n_{eq}/cm²).
 - AIDAinnova / CERN strategic R&D WP1.2 / transition Belle II upgrade
 - Synergies on DepCMOS with CMOS MP (A. Besson's talk), interests in these technos from several FR labs (IP2I ... D. Contardo's talk, IRFU... CPPM... IPHC)




Discussion in French community on several items:
(28nm) / TJ180 / TJ65 ... interest for common submissions / common work on these topics

Backup

WP1: Hybrid Pixels for future trackers

- Next generation pixel readout circuits for inner detectors:
 - Severe **radiation** levels
 - Unprecedented **hit rates**
 - Complex **trigger management** technics
 - High **data transfer** - several tens Gbit/s -
 - Small pixel size integrating **complex digital functions** (high integration density)
 - Higher **temporal resolution** → 4D tracking
 - Low power and **small material budget**
- 28 nm CMOS process standard:
 - Excellent compromise in terms of **integration density vs. TID tolerance**
 - Potential **candidate to succeed to 65 nm CMOS** node used for hybrid pixel development in framework of HL-LHC





- Higher instantaneous luminosity:
 - Higher pile-up
 - e.g. HL-LHC: ~ 200 pile-up events / bunch-crossing
 - **Small pixel size a must / time information** would help separating tracks

WP2: LFOUNDRY 150nm techno

Circuit **LF-MONOPIX2** (Bonn, CPPM, IRFU)

12 wafers back end 2020





Test bench and firmware developed by Univ Bonn : MIO3 + GPAC card.

Tests realized by Bonn and CPPM (on-going) show a functional IC with results close to specifications


This second LF-MONOPIX version (LF-MONOPIX2) fixes some crosstalk and threshold adjustment problems.

Tests on-going : sensor characterization, threshold ajustments.


New irradiation tests will come in 2022




Monopix2: Tuned th.
disp ~100 e- (raw 700e-)



Monopix1: ENC vs TID



Monopix2: ELSA test beam. Efficiency in-time unirrad: ~ 99.3%



Monopix1: ELSA test beam. Efficiency @ 10^15 n.cm^-2 : 98.9%!




WP2: LF150nm

Circuit **RD50-MPW2** (RD50 collaboration)

+ SEU hard structures

Tested in Ganil (France) and RBI (Croatie) in 2021! Results show that LF is a SEU-hard technology (comparable or better than comparable prototypes in other technologies)

Cellules: SRAM (col8), split TRL + DICE cell (col7), split TRL + standard cell (col6), TRL + DICE cell (col5), TRL + standard cells (col4), enhanced DICE cell (col3), DICE cell (col2), standard cell Col1)



SEU-hardness vs. architecture type (0 to 1 and 1 to 0 transitions)

WP2: TOWERJAZZ 180nm CIS technology

TJ-MONOPIX2 circuit (CERN, BONN, CPPM)

IC developed and submitted in 2020. Back in January 2021.

- **$2 \times 2\text{cm}^2$** IC with **$33 \mu\text{m} \times \mu\text{m}$** pixels
- TJ-Monopix2 features a **high rate digital architecture** (column drain / trigger / **40MHz clock**)
- This **2nd** version of the TJ-MONOPIX (TJ-MONOPIX2) should fix some threshold adjustment issues. **Test on-going**
- **Basis for a candidate VTX Belle-II upgrade → OBELIX**

Uses a test bench and firmware developed by Univ Bonn : MIO3+GPAC cards or BDAQ.



2021 : started TJ-MONOPIX2 characterization

Test bench still in developments (firmware, software). Few bonding issues.

2022:


Development of **OBELIX prototype** from TJ-MONOPIX2. On-going: **specification defination** / TJ-MONOPIX2 test

A lot still to be done for characterization (in the lab, but also under beam + irradiation)




WP2: Monopix developments

LF-Monopix2:



Demonstration of radiation hardness to 10^{15} n.cm $^{-2}$ and above 100 MRads




$2 \times 1 \text{ cm}^2$, 340×56 pixels, $50 \times 150 \mu\text{m}^2$

Analog and digital FE improvements, reduced pixel size, better layout

Submitted in June 2020

→ Back dec. 2020

TJ-Monopix2:



$2 \times 2 \text{ cm}^2$, 512×512 pixels, $33 \times 33 \mu\text{m}^2$

New implants for better charge collection after irrad., low threshold

Submitted in October 2020

→ Back Feb. 2021